High Voltage Vertical GaN p-n Diodes by Epitaxial Lift-Off from Bulk GaN Substrates

Jingshan Wang, Robert McCarthy, Chris Youtsey, Rekha Reddy, Jinqiao Xie, Edward Beam, Louis Guido, Lina Cao, and Patrick Fay, Fellow, IEEE

Abstract—High-performance vertical GaN-based p-n junction diodes fabricated using band-gap selective photoelectrochemical (PEC) etching-based epitaxial lift-off (ELO) from bulk GaN substrates are demonstrated. The epitaxial GaN layers and pseudomorphic InGaN release layer were grown by MOCVD on bulk GaN substrates. A comparison study was performed between devices after lift-off processing (after transfer to a Cu substrate) and nominally-identical control devices on GaN substrates without the buried release layer or ELO-related processing. ELO and bonded devices exhibit nearly identical electrical performance, and improved thermal performance, compared to control devices on full-thickness GaN substrates. The breakdown voltage, ideality factor and forward turn-on performance were found to be nearly identical, indicating that the transfer process does not degrade the quality of the p-n junctions. The devices exhibit turn-on voltages of 3.1 V at a current density of 100 A/cm², with specific resistance (Ron) of 0.2-0.5 mΩ·cm² at 5 V and breakdown voltage (Vbr) of 1.3 kV. Both optical and electrical characterization techniques show that the thermal resistance of ELO devices bonded to a Cu carrier is approximately 30% lower than that for control devices on GaN substrates.

Index Terms—GaN p-n junctions, epitaxial lift-off, thermal resistance

I. INTRODUCTION

Vertical GaN (and related III-N materials)-based devices are promising for power electronics due to both the exceptional properties of the III-N material system and the advantages of vertical device architectures [1-7]. However, vertical GaN-based device performance is often limited due to the use of lattice-mismatched foreign substrates, resulting in high dislocation densities as well as limited thermal conductivity for heat removal [8-9]. Bulk GaN substrates are becoming available commercially, but their high cost and limited availability pose challenges for widespread adoption.

The use of epitaxial lift-off (ELO) offers an approach to address these issues [10-13]. Removing the substrate and bonding the lifted-off device film to a high-thermal-conductivity substrate eliminates the thermal resistance associated with conventional substrates through direct thermal and electrical bonding to the heat sink. Furthermore, ELO can result in improved economics by enabling re-use of the original GaN substrates [14]. ELO processing has previously been demonstrated to improve the performance of GaN Schottky diodes grown on sapphire substrates [15], [16], and low-voltage mesa-isolated vertical ELO GaN p-n diodes have also been demonstrated [17], [18]. To improve device performance and scalability, a vertical p-n diode fabrication process with ion-implantation edge termination (ET) and sputtered SiN₃ passivation was demonstrated for GaN-on-GaN diodes, with performance approaching the fundamental material limits of GaN [4], [19]. This process was previously used in conjunction with ELO to bond thin-film GaN p-n diodes to a metallized alumina carrier; this first demonstration resulted in Vbr = 800 V and Ron = 0.5 mΩ·cm² [21]. In this work, we report significantly improved breakdown performance for ELO diodes bonded to high-conductivity Cu carriers, as well as a study of the thermal resistance associated with the ELO process for GaN-on-GaN vertical diodes. Breakdown voltages of 1.3 kV and differential on-resistances between 0.2-0.5 mΩ·cm² have been achieved. Both electrical [22], [23] and optical methods [24] were utilized to estimate the thermal resistance of layer-transferred GaN p-n diodes. It is found that the thermal resistance of ELO devices on Cu

This work was financially supported by the ARPA-E SWITCHES program monitored by Drs. T. Heidel and I. Kizilyalli. J. Wang, L. Cao and P. Fay are with the Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN 46556 USA (e-mail: jwang21@nd.edu; pfay@nd.edu).

R. McCarthy, C. Youtsey and R. Reddy are with MicroLink Devices, 6457 West Howard Street, Niles, Illinois 60714, USA.

J. Xie and E. Beam are with Qorvo Inc., 500 West Renner Road, Richardson, Texas 75080, USA.

L. Guido is with the Department of Electrical and Computer Engineering, Virginia Tech., Blacksburg, VA 24061, USA.

![Fig. 1. (a) Heterostructure used for the ELO devices. The control sample has the same epitaxial structure, except for omission of the InGaN release layer. (b) Schematic cross-section of p-n diode after lift-off and bonding to the carrier.](http://www.ieee.org/publications_standards/publications/rights/index.html for more information.)
carriers is reduced by >30% compared with the control devices on bulk GaN substrates.

II. DEVICE FABRICATION

The device design for the implant-isolated vertical p-n junctions consists of (in growth order) an n⁺ GaN buffer, pseudomorphic InGaN release layer, and 2 μm n⁺ cathode layer, followed by a 12 μm n⁻ drift layer (Si: 1x10¹⁶ cm⁻³) and 450 nm p⁺/20 nm p⁻ anode layer. The epitaxial material was grown using MOCVD on a 2" n⁺ bulk GaN substrate (Fig. 1. (a)). For comparison, a nominally-identical control structure but without the buried InGaN release layer was also grown. Vertical GaN p-n diodes were fabricated in parallel on both the ELO and control structures. P-GaN ohmic contacts with low resistance were obtained using a two-step surface treatment [17] and thermal annealing of evaporated Ni/Au (20/500 nm) contacts. A 0.5 μm thick Au top layer was used on the anode contacts to reduce probe resistance on large devices [25]. A triple nitrogen implant and a shallow trench etch (Fig. 1. (b)) were used to create fully-compensated (gray) and partially-compensated (light blue) edge termination regions for device isolation. The top surface of the devices was passivated with sputter-deposited SiNx. After completion (b)), after bonding to the copper carrier, the top support (30/100/50/50 nm) metallization on the back of the wafer was formed (Fig. 1. (c)). Following lift-off, the back side of the ELO devices is the increased $R_{on}$ of the ELO devices. This is attributable to the unoptimized Ti/Au contact to the n-face cathode. From transfer-length method (TLM) measurements, we find the specific contact resistance for the n-face contact to the control samples (using Ti/Al/Ni/Au) is approximately 3.3x10⁻⁶ Ω cm², while the unalloyed Ti/Au contact on the ELO samples is 1.4x10⁻⁵ Ω cm². Use of more heavily doped n⁺ GaN cathode contact layers in the future is expected to improve the contact resistance [26]. The nearly identical ideality factor of n for forward bias and leakage current and breakdown voltage under reverse bias, suggests that ELO of bipolar GaN devices can be achieved without introducing recombination centers or other defects that would compromise performance.

A potentially valuable feature of band-gap selective PEC etching ELO processing is that it offers the ability to maintain fully coherent single-crystal material from the bulk substrate through the device epitaxial layers [14], while at the same time providing a route to reduce the thermal resistance by removal of the substrate and mounting the device active layers directly on a heat sink. The thermal performance of the fabricated diodes was assessed using both electrical and optical methods. For the electrical approach, a pulsed I-V technique was used [22]. To allow the diode characteristics to be measured without self-heating from the measurement impacting the temperature, a pulsed I-V sweep with 500 μs pulses and period of 500 ms was used. DC sweeps were performed at baseplate temperatures from 0°C-100°C (Fig. 3. (a)) to obtain relationships between junction temperature and applied voltage at selected current densities (Fig. 3. (b)). Pulsed I-V sweeps were then taken for a range of quiescent (forward) biases. The quiescent bias induces self-heating in the devices, while the 0.1% duty cycle of the sweep allows the I-V characteristics to be obtained (Fig. 3. (c)) without significantly impacting the temperature. From these sweeps, the applied voltage that corresponds to the specified current density can be read out, and by using Fig. 3. (b) as a mapping between voltage and temperature, the effective junction temperature can be obtained as shown in Fig. 3. (d). The power density

**III. RESULTS AND DISCUSSION**

Figure 2 shows measured characteristics of representative control and ELO devices. As can be seen, the devices after ELO have nearly identical electrical performance to those on full-thickness GaN substrates. In the reverse-bias region, when the reverse voltage is smaller than 700 V, the leakage current shown in Fig. 2. (d) is too small to be measured (the data shown reflects the measurement noise floor of ~1 nA). For larger reverse voltages, the reverse current rises gradually, before an abrupt breakdown at approximately 1.30 kV. The ELO p-n diode exhibits a $V_{br}$ of 1.30 kV, within 30 V of the control sample’s $V_{br}$ of 1.33 kV. In both cases, the breakdown voltage was limited by the edge termination. Higher breakdown voltages have been achieved with optimized edge termination processes [4]. In forward bias, both the ELO and control diodes show forward currents below the measurement noise floor for biases below 2 V. For applied voltages from 2 V to approximately 2.5 V, the extracted ideality factor $n$ is approximately 2.0 for both the control and ELO devices, indicating Shockley-Read-Hall (SRH) recombination dominated operation. Above 2.5 V, the extracted ideality factor shows a transition from 2 down to approximately 1.54 and 1.48 at 3 V for the ELO and control samples, respectively, indicating the onset of diffusion current (with theoretical ideality factor of 1). A turn-on voltage of 3.1 V (at 100 A/cm²) is measured for both cases, as expected for a GaN homojunction. Also, above the turn-on voltage, the apparent $n$ rises due to the diode’s series resistance. A differential $R_{on}$ of 0.50 mΩcm² and 0.20 mΩcm² (at 5 V) was measured for the ELO and control samples, respectively. As can be seen in Fig. 2, the only significant difference between the ELO and control devices is the increased $R_{on}$ of the ELO devices. This is attributable to the unoptimized Ti/Au contact to the n-face cathode. From transfer-length method (TLM) measurements, we find the specific contact resistance for the n-face contact to the control samples (using Ti/Al/Ni/Au) is approximately 3.3x10⁻⁶ Ω cm², while the unalloyed Ti/Au contact on the ELO samples is 1.4x10⁻⁵ Ω cm². Use of more heavily doped n⁺ GaN cathode contact layers in the future is expected to improve the contact resistance [26]. The nearly identical ideality factor of n for forward bias and leakage current and breakdown voltage under reverse bias, suggests that ELO of bipolar GaN devices can be achieved without introducing recombination centers or other defects that would compromise performance.
shown on the x-axis of Fig. 3. (d) is the quiescent power dissipation contributing to the self-heating. Using this technique, the ELO devices exhibit a thermal resistance of 8.5 mK·cm²/W, which is approximately 30% lower than that of the GaN-on-GaN control devices (12.4 mK·cm²/W).

An extracted thermal resistance of 9.4 mK·cm²/W was obtained for the ELO devices, vs. 13.8 mK·cm²/W for the control devices (Fig. 4. (b)). These results are in good agreement with the electrical characterization approach. In addition, these thermal resistances are broadly consistent with the thermal resistance estimated from analytical calculations using the thermal conductivity of GaN reported in [28].

IV. CONCLUSION

High performance vertical GaN p-n diodes fabricated using ELO by band gap selective PEC wet etching from bulk GaN substrates and bonding to Cu carrier wafers have been demonstrated. The p-n diodes obtained Vbr of 1.3 kV with an Ron of 0.2-0.5 MΩ·cm² (giving a Baliga figure of merit of 3.4-8.5 GW/cm²). Compared with GaN-on-GaN control diodes without ELO processing, the electrical performance for the ELO devices was nearly unchanged, while the thermal resistance is reduced by more than 30%. No degradation in the SRH-regime performance was observed in the ELO devices, suggesting that ELO processing does not introduce additional defects in the material. Epitaxial lift-off of vertical GaN-on-GaN diodes may contribute to the development of GaN-based thin-film optoelectronics, power electronics, and flexible electronics/optoelectronics for wearables and medical applications.

Electroluminescence measurements were also performed to provide another estimate of the thermal resistance. As shown in Fig. 4. (a), electroluminescence spectra were measured over a range of applied forward bias currents using an Ocean Optics USB2000+ spectrometer. The junction temperature was then extracted by using the variation of band gap with temperature, as estimated from the peak of the emission [27].

REFERENCES


Current and 1.6 kV Breakdown Voltage,” in 2018 76th Annual Device Research Conference (DRC), 2018, pp. 63-64.


