Germanium Nanowire Reconfigurable Transistor Model for Predictive Technology Evaluation

Reconfigurable Field Effect Transistors can be electrostatically programmed to p- or n-type behavior. This device level reconfigurability is a promising way to enhance the functionality of digital circuits. Here, we present a Verilog-A based
Germanium
nanowire table model for the analysis of dynamically reconfigurable logic gates. The model is based on TCAD simulations of a nanowire transistor design with feature sizes compatible to a 14nm FinFET process. To showcase that our model enables digital circuit design for reconfigurable operation, performance and power consumption estimations for basic static as well as reconfigurable logic cells are given. Performance improvements over
Silicon
nanowire based designs are predicted, making Germanium RFETs a promising candidate for future co-integration into standard CMOS processes.