A Hybrid Scheme of Filter Implemented on FPGA for Faster IP Route Lookup | IEEE Conference Publication | IEEE Xplore