Design of Low Power PMOS Biased Sense Amplifier Using Lector Approach

A sensing amplifier is a component of a semiconductor memory chip's circuitry. The functionality, performance, and reliability of core memory architectures are all influenced by sense amplifiers. Two circuits are defined in this study. The suggested PMOS biased sensing amplifier is implemented in this circuit, which produces the same output results as prior work, but with a much higher decreased sense delay and power dissipation due to lower output impedance attributed to the use of lector approach in power gating strategies. As a conclusion, the simulation results accomplish the same functions as traditional circuits while consuming less energy. Using Tanner EDA and 180nm technology file, the total performance of the proposed sense amplifiers was simulated and analyzed.