Efficient correlator implementation in programmable logic

This paper describes a novel architecture for fast correlators, which is suitable for implementation in hardware. It combines the small size for the data processing elements of the FIR filter with the reduced memory bandwidth of the inverse FIR architecture, leading to an implementation that is superior to both for a high-speed correlator.