In-Memory Hamming Error-Correcting Code in Memristor Crossbar

This article proposes an in-memory Hamming error-correcting code (ECC) in the memristor crossbar array (CBA). Based on the unique
${I}{-}{V}$
characteristic of complementary resistive switching (CRS) memristor, this work discovers that a combination of three memristors behaves as a stateful EXCLUSIVE-OR (XOR) logic device. In addition, a two-step (build-up and fire) current-mode CBA driving scheme is proposed to realize a linear increment of the build-up voltage that is proportional to the number of low-resistance state (LRS) memristors in the array. Combining the proposed XOR logic device and the driving scheme, we realize a complete stateful XOR logic, which enables a fully functional in-memory Hamming ECC, including parity bit generation and storage followed by syndrome vector calculation/readout. The proposed technique is verified by a simulation program with integrated circuit emphasis (SPICE) simulations, with a Verilog-A CRS memristor model and a commercial 45-nm CMOS process design kit (PDK). The verification results prove that the proposed in-memory ECC perfectly detects error regardless of data patterns and error locations with enough margin.