Media Clock Recovery Over Ethernet Using IEEE 1722 on an FPGA | IEEE Conference Publication | IEEE Xplore