High Coupling Efficiency Vertical Hybrid Integration Device by Selectively Defining Underneath Si Waveguide

3D hybrid integration of III-V/Si on a SOI template by selective wet processing on the lower Si layer has been demonstrated. The Si width was adjusted to improving the vertical coupling efficiency between different material layer, forming a vertical submicron-scale coupler with >80% coupling efficiency.