Hardware Design of a (2,1,2) Binary Convolutional Encoder Circuit | IEEE Conference Publication | IEEE Xplore