Behavioral Modeling of a Charge Trap Transistor One Time Programmable Memory

Charge Trap Transistor One Time Programmable Memories were introduced in 14nm as a secure non-volatile memory. This paper highlights some of the test features and complexities that were modeled in a Verilog behavioral model.