Implementation of single precision conventional and fused floating point add-sub unit using Verilog | IEEE Conference Publication | IEEE Xplore