An Integrated Dual Entropy Core True Random Number Generator

In this brief, we present the first integrated circuit implementation of our previously proposed dual entropy core true-random-number-generator architecture, which is designed following a novel parameter variation-aware approach. A prototype integrated circuit has been fabricated in 180-nm CMOS technology. The prototype chip achieved a 35-Mbps throughput with an approximately 33-pJ/b energy efficiency. Random numbers acquired from the prototype chip have successfully passed all National Institute of Standards and Technology 800.22 statistical tests without requiring any postprocessing.