A process independent 800 MB/s DRAM bytewide interface featuring command interleaving and concurrent memory operation

A third-generation Rambus DRAM device is described which attains greater than 800 MB/s concurrent performance while performing all 260,000 test vectors using a design ported across multiple DRAM vendors.