An Efficient Transistor Folding Algorithm For Row-based Cmos Layout Design | IEEE Conference Publication | IEEE Xplore