Verification of large synthesized designs | IEEE Conference Publication | IEEE Xplore