Execution models for processors and instructions | IEEE Conference Publication | IEEE Xplore