An experimental extracted model for latchup analysis in CMOS process

The latchup phenomenon is analyzed theoretically. A practical analytical model derived from Ebers-Moll formulations is proposed to analyze, simulate, and predict latchup, with favorable legitimacy and flexibility. The model parameters are extracted on 0.25 um CMOS process from experiments. The extracted model can predict latchup successfully in circuit level when applied in SPICE.