Single-Event Transients Effects on Dynamic Comparators in a 90 nm CMOS Triple-Well and Dual-Well Technology

Single-Event Transient effects on dynamic comparators using dual-well and triple-well technologies in a 90-nm CMOS process are investigated using pulsed-laser and schematic simulations. Results show that circuit vulnerability is a strong function of technology, circuit topology, and individual transistor currents.