Systolic implementation of polyphase decimators and interpolators

New systolic and semi-systolic implementations of polyphase FIR and IIR decimators and interpolators with integer/fractional compression/expansion factors are derived using an algebraic mapping technique. The control signals necessary to implement the polyphase structures are explicitly identified. The new structures have the advantages of being modular, regular, hierarchical, and pipelined.