Efficient hardware implementation of a new pseudo-random bit sequence generator | IEEE Conference Publication | IEEE Xplore