The 65nm 16MB On-Die L3 Cache for a Dual Core Multi-Threaded Xeon/sup ~/ Processor | IEEE Conference Publication | IEEE Xplore