A parallel LSI architecture for LDPC decoder improving message-passing schedule | IEEE Conference Publication | IEEE Xplore