Simultaneous Depth and Area Minimization in LUT-based FPGA Mapping | IEEE Conference Publication | IEEE Xplore