Current mirror test structures for studying adjacent layout effects on systematic transistor mismatch | IEEE Conference Publication | IEEE Xplore