A triple-level wired 24K gate CMOS gate array

This paper will describe an array using adjacent double transistor columns and 2μ design rules for a 12.8×12.8mm
²
chip. Implementation of a digital signal processor with 19.3K gates of RAM, multiply, ALU and control logic will be compared with a full custom design.