A new realizability condition for limit cycle-free state-space digital filters employing saturation arithmetic

A criterion for the absence of zero-input limit cycles in state-space digital filters employing saturation arithmetic is presented. An example is given, which brings out the novelity of the present approach.