Synthesis of (n+2)-Node Resistive n-Port Networks | IEEE Journals & Magazine | IEEE Xplore