Load Balancing With Minimal Deviation in Switch Memories | IEEE Journals & Magazine | IEEE Xplore