Optimization With Simulated Annealing and Experimental Study of a Discretized Position Circuit (DPC) Network Using an Array of SiPMs | IEEE Journals & Magazine | IEEE Xplore