An Integrated Tunable Delay Line for Photonic Computing on 45 nm CMOS based Silicon Photonics Platform | IEEE Conference Publication | IEEE Xplore