Josh B. Ratchford - IEEE Xplore Author Profile
Skip to Main Content
IEEE.org
IEEE
Xplore
IEEE SA
IEEE Spectrum
More Sites
Donate
Personal Sign In
Browse
My Settings
Help
Access provided by:
MIT Libraries
Sign Out
Access provided by:
MIT Libraries
Sign Out
All
Books
Conferences
Courses
Journals & Magazines
Standards
Authors
Citations
ADVANCED SEARCH
Author details
< Back
Josh B. Ratchford
Publications
1
Citations
32
Publications by Year
2007
2007
Co-Authors:
Christopher E. D. Chidsey
Hemanth Jagannathan
SangBum Kim
Jim P. McVittie
Yoshio Nishi
Show All Co-Authors (7)
Follow
Manage Profile
Josh B. Ratchford
Affiliation
Department of Electrical Engineering
University of Stanford
Stanford, CA, USA
Publication Topics
Bottom Contact,
Chemical Vapor Deposition,
Cross-point Memory,
Forward Bias,
Ge Nanowires,
High Resistance,
Impedance,
Memory Array,
Memory Cells,
Nanowire Diameter,
P-type Substrate,
Si Substrate
Show More
Publications
1
Citations
32
Publications by Year
2007
2007
Co-Authors:
Christopher E. D. Chidsey
Hemanth Jagannathan
SangBum Kim
Jim P. McVittie
Yoshio Nishi
Show All Co-Authors (7)
Author's Published Works
Getting results...
Results