

RESEARCH ARTICLE

An Ultra-wideband Doubler Chain with 43–65 dBc Fundamental Rejection in Ku/K/Ka Band

Long WANG¹, Jixin CHEN¹, Debin HOU², Xiaojie XU², Zekun LI¹, Dawei TANG¹,
Rui ZHOU¹, Hao QI², and Yu XIANG²

1. State Key Laboratory of Millimeter Waves, Southeast University, Nanjing 210096, China
2. MISIC Microelectronics Co. Ltd., Nanjing 211111, China

Corresponding author: Jixin CHEN, Email: jxchen@seu.edu.cn
Manuscript Received April 28, 2023; Accepted October 27, 2023
Copyright © 2024 Chinese Institute of Electronics

Abstract — In this paper, a double-balanced doubler chain with >43-dBc fundamental rejection over an ultra-wide bandwidth in 0.13- μm SiGe BiCMOS technology is proposed. To achieve high fundamental rejection, high output power, and high conversion gain over an ultra-wideband, a double-balanced doubler chain with pre- and post-drivers employs a bandwidth broadening technique and a ground shielding strategy. Analysis and comparison of the single-balanced and double-balanced doublers were conducted, with a focus on their fundamental rejection and circuit imbalance. Three doublers, including a passive single-balanced doubler, an active single-balanced doubler, and a passive double-balanced doubler were designed to verify the performance and characteristics of the single- and double-balanced doublers. Measurements show that the proposed double-balanced doubler chain has approximately 15 dB better fundamental rejection, and more than twice the relative bandwidth compared to the single-balanced doubler chain fabricated with the same process. Over an 86.9% 3-dB bandwidth from 13.4 GHz to 34 GHz, the double-balanced doubler chain delivers 14.7-dBm peak output power and has >43-/33-dBc fundamental/third-harmonic rejection. To the authors' best knowledge, the proposed double-balanced doubler chain shows the highest fundamental rejection over an ultra-wideband among silicon-based doublers at millimeter-wave frequency bands.

Keywords — Bandwidth, Doubler, Double-balanced, Fundamental rejection, Single-balanced.

Citation — Long WANG, Jixin CHEN, Debin HOU, *et al.*, “An Ultra-wideband Doubler Chain with 43–65 dBc Fundamental Rejection in Ku/K/Ka Band,” *Chinese Journal of Electronics*, vol. 33, no. 5, pp. 1204–1217, 2024. doi: [10.23919/cje.2023.00.157](https://doi.org/10.23919/cje.2023.00.157).

I. Introduction

Millimeter-wave (mmWave) with abundant spectrum resources have been released, such as the n257 band from 26.50 GHz to 29.50 GHz, n258 band from 24.25 GHz to 27.50 GHz, and n260 band from 37.00 GHz to 40.00 GHz, which are expected to meet the high speed, high capacity, and low latency expectations. The frequency bands used vary from country to country and region to region, thus broadband performance is necessary to improve the adaptability of communication systems [1]–[10].

Doubler is a key device in mmWave systems, which can effectively circumvent the problem of poor phase noise performance of local oscillators (LOs) in mmWave bands [11], [12]. Compared to single-ended, distributed and Gilbert doublers, balanced architectures are preferred due to their power combining and inherent odd

harmonic rejection ability [13], [14]. The single-balanced doubler can achieve excellent fundamental rejection if the circuit is perfectly balanced. Many efforts have been reported in achieving effective fundamental rejection [13]–[19]. However, this architecture is sensitive to amplitude and phase errors. The imbalance from the input balun and layout asymmetry will cause the fundamental rejection to deteriorate rapidly, making it generally impossible to operate over a wide frequency band. The distributed architecture reported in [20] achieves an ultra-wide bandwidth at the cost of chip size and has mediocre fundamental rejection. The Kimura active doubler reported in [21] demonstrates an ultra-wide 3-dB bandwidth, while the fundamental rejection drops to 25 dBc over the wide frequency band. Several studies on the double-balanced doubler have been reported [22], [23].

The double-balanced doubler reported in [22] exhibits both excellent fundamental rejection and bandwidth simulation results. Whereas the measured 3-dB bandwidth was compressed. Therefore, this architecture urgently needs further experimental validation.

Active doublers are popular because of the higher conversion gain [21], [24]–[27]. However, it is difficult to provide enough gain to significantly reduce the power requirement of the LO. Typically, a driver is still required for the input of the doubler. Also, there is a certain optimal range of output power for doublers due to the transistor characteristics. When higher power is required in the system, additional drivers are needed at the output port of the active doubler. Implementing a double-balanced architecture in an active doubler is particularly challenging due to the limitations of DC path, which can easily cause circuit imbalance. These factors make active doublers very constrained in practice. Compare with active doublers, passive doublers cascade pre- and post-drivers offer the advantages of system-definable gain, input and output power, and flexibility in circuit architecture. Various works on doublers have been reported, each achieving excellent performance in different aspects [9]–[26], while few of the reported silicon-based mmWave doublers have achieved high fundamental rejection, high gain, and high output power simultaneously over an ultra-wide bandwidth.

This paper presents a double-balanced doubler chain that demonstrates high fundamental rejection, high output power, and high conversion gain over an ultra-wideband. The double-balanced doubler architecture is compared to single-balanced counterparts, including a passive single-balanced doubler, an active single-balanced doubler, and a passive double-balanced doubler, all fabricated in 0.13- μm SiGe BiCMOS technology. Through systematic analysis and comparison, it was found that the double-balanced doubler has superior performance in terms of fundamental rejection and operating bandwidth. The proposed double-balanced doubler chain was fabricated in 0.13- μm SiGe BiCMOS technology and compared to [28]. The use of pre- and post-drivers in both doubler chains helps to reduce the power demand on the LO while providing high output power. The double-balanced doubler chain achieves approximately 15-dB better fundamental rejection and over more than twice the relative bandwidth compared to the single-balanced doubler chain, thanks to the advantages of the double-balanced architecture, bandwidth broadening technique, and ground shielding strategy.

The remainder of this paper is organized as follows: Section II analyzes the effect of circuit imbalance on single- and double-balanced doublers and compares them. In Section III, an experimental comparison of the single- and double-balanced doublers was performed. Section IV introduces two doubler chains based on the single- and double-balanced architectures while comparing these works with state-of-the-art doublers in the mmWave

band. Finally, a summary is given in Section V.

II. Analysis of Single- & Double-Balanced Doublers

In this section, the relationship between the fundamental rejection capability and the imbalance components of single-balanced and double-balanced structures is analyzed and compared. Section II.1 introduces the concept of amplitude and phase error components for a single-balanced doubler. Section II.2 distinguishes the input and output imbalance components of a double-balanced doubler based on their different characteristics, and introduces a frequency factor to characterize the imbalance at the fundamental and second harmonic. The difference in the fundamental rejection capability of single-balanced and double-balanced architectures with respect to the imbalance component is also given, as well as the difference in the input impedance characteristics of the two structures.

1. Single-balanced doubler

Figure 1 illustrates the architecture of the single-balanced doubler. The amplitude-normalized voltages at the input ports are expressed as

$$\begin{cases} v_1 = \cos \omega t \\ v_2 = \cos(\omega t - \pi) = -\cos \omega t \end{cases} \quad (1)$$




Figure 1 Architecture and fundamental rejection versus amplitude and phase errors of the single-balanced doubler.

Bring (1) into Taylor expansion, and one gets

$$\begin{cases} i_1 = A_0 + A_1 \cos \omega t + A_2 (\cos \omega t)^2 + A_3 (\cos \omega t)^3 + \dots \\ i_2 = A_0 - A_1 \cos \omega t + A_2 (\cos \omega t)^2 - A_3 (\cos \omega t)^3 + \dots \end{cases} \quad (2)$$

At point A in Figure 1,

$$i_O = i_1 + i_2 = 2A_0 + 2A_2 (\cos \omega t)^2 + 2A_4 (\cos \omega t)^4 + \dots \quad (3)$$

where odd harmonics cancel each other out. If the input signals are not balanced, then a fraction of the odd harmonics remain. To quantify this effect, we lump the imbalances of input balun as an amplitude error, ε , and a phase error, θ . In the in-phase path, i.e., the input wave-

form is expressed as $(1 + \varepsilon)\cos(\omega t + \theta)$ and the other as $-\cos(\omega t)$. Equation (2) can be rewritten as:

$$\begin{cases} i_1 = 1 + (1 + \varepsilon)\cos(\omega t + \theta) + ((1 + \varepsilon)\cos(\omega t + \theta))^2 \\ \quad + ((1 + \varepsilon)\cos(\omega t + \theta))^3 + \dots \\ i_2 = 1 - \cos\omega t + (\cos\omega t)^2 - (\cos\omega t)^3 + \dots \end{cases} \quad (4)$$

where the normalized amplitude of each order component is assumed for simplicity. Noting that the average power of $a\cos(\omega t + \theta) + b\cos(\omega t)$ is given by $(a^2 + 2ab\cos\theta + b^2)/2$, and the second-harmonic average power in $(a\cos(\omega t + \theta))^2 + (b\cos(\omega t))^2$ is given by $(a^4 + b^4 + 2a^2b^2\cos(2\theta))/8$, the fundamental rejection (FR) is expressed as

$$\text{FR}_s = \frac{1}{4} \frac{(1 + \varepsilon)^4 + 1 + 2(1 + \varepsilon)^2 \cos 2\theta}{(1 + \varepsilon)^2 - 2(1 + \varepsilon) \cos \theta + 1} \quad (5)$$

According to (5), the relationship between FR_s and amplitude/phase error is depicted in Figure 1. With 0.5-dB amplitude error or 6° phase error, the fundamental rejection drops rapidly below 20 dBc. At point (1 dB, 10°), the rejection is less than 12 dBc. This shows that the single-balanced doubler is highly sensitive to phase and amplitude errors, requiring a perfectly balanced balun. The bandwidth of the balun will strictly limit the operating bandwidth of the circuit.

2. Double-balanced doubler

To enhance the fundamental rejection and extend operating bandwidth, the double-balanced doubler shown in Figure 2 was proposed. Similar to Section II.1, when we lump the input amplitude error, ε , and phase error, θ , into the in-phase path. The i_1 , i_2 , i_3 , and i_4 in Figure 2 can be expressed as

$$\begin{cases} i_1 = -(1 + \varepsilon)\cos(\omega t + \theta) + \frac{(1 + \varepsilon)^2}{2}\cos(2\omega t + 2\theta) - \dots \\ i_2 = (1 + \varepsilon)\cos(\omega t + \theta) + \frac{(1 + \varepsilon)^2}{2}\cos(2\omega t + 2\theta) + \dots \\ i_3 = -\cos(\omega t) + (\cos 2\omega t)/2 - \dots \\ i_4 = \cos\omega t + (\cos 2\omega t)/2 + \dots \end{cases} \quad (6)$$

$$\text{FR}_D = \frac{\left((1 + \varepsilon)^4 + (1 + \varepsilon^2 + 4\varepsilon)^2 + (1 + \varepsilon)^2 + 1 + 2[(1 + \varepsilon)^2(1 + \varepsilon^2 + 4\varepsilon)\cos\theta + (1 + \varepsilon)^3\cos\theta] \right)}{\left(2[(1 + \varepsilon)^2 + (1 + k_1\varepsilon + \varepsilon)^2 + (1 + k_1\varepsilon)^2 + 1] + 4[-(1 + \varepsilon)(1 + k_1\varepsilon + \varepsilon)\cos k_2\theta + (1 + \varepsilon)(1 + k_1\varepsilon)\cos(1 - k_2)\theta] \right)} \quad (8)$$

When frequency factors k_1 and k_2 are set to 1.2 and 2, respectively, the fundamental rejection can be depicted as Figure 1(b). At (1 dB, 10°), the fundamental rejection is up to 22 dBc. Considering the performance of balun, the reasonable value of $k_1=1.2$ and $k_2=2$ implies that the amplitude error at the fundamental frequency point is 0.79 dB worse compared to the second harmonic point, while the phase error is 1.6 times worse. Assum-




Figure 2 (a) Architecture and (b) Fundamental rejection versus amplitude and phase errors of the double-balanced doubler.

where DC and higher contents are hidden in the omitted parts to simplify the formulas. Note from (6) that if the output balun is perfectly balanced, this architecture can still achieve perfect fundamental rejection despite the imbalances from the input balun. Different from the input balun, the imbalances from the output balun won't go through the non-linear transfer function. To simplify the analysis, we lump the imbalances into the i_P path, and lump the output imbalances at the second harmonic frequency as ε and θ . The imbalances at the fundamental frequency are lumped as $k_1\varepsilon$ and $k_2\theta$, where k_1 and k_2 are used to characterize the frequency characteristics of the output balun. Thereby, equation (6) can be rewritten as

$$\begin{cases} i_1 = -(1 + \varepsilon)\cos(\omega t + \theta) \\ \quad + (1 + \varepsilon)^2 \cos(2\omega t + 2\theta)/2 - \dots \\ i_2 = (1 + k_1\varepsilon + \varepsilon)\cos(\omega t + \theta + k_2\theta) \\ \quad + (1 + 4\varepsilon + \varepsilon^2)\cos(2\omega t + 3\theta)/2 + \dots \\ i_3 = -(1 + k_1\varepsilon)\cos(\omega t + k_2\theta) \\ \quad + (1 + \varepsilon)\cos(2\omega t + \theta)/2 - \dots \\ i_4 = \cos\omega t + (\cos 2\omega t)/2 + \dots \end{cases} \quad (7)$$

Note that the average power of $a\cos(\omega t + i\theta) + b\cos(\omega t + j\theta) + c\cos(\omega t + k\theta) + d\cos(\omega t)$ is given by $(a^2 + b^2 + c^2 + d^2 + 2ab\cos(i-j)\theta + 2accos(i-k)\theta + 2ad\cos(i\theta) + 2bccos(j-k)\theta + 2bd\cos(j\theta) + 2cd\cos(k\theta))/2$. Thereby, the fundamental rejection of the double-balanced doubler (FR_D) is expressed as (8).

ing that the amplitude/phase error at the second harmonic point is 0.2 dB/ 1° , the amplitude/phase error at the fundamental frequency point would be 0.99 dB/ 1.6° . The difference between Figure 1 and Figure 2 shows that the double-balanced architecture has a more prominent advantage as the circuit balance conditions improve. Even when the balance conditions are poor (1 dB, 10°), the double-balanced doubler still outperforms the single-

balanced doubler by more than 10 dB. This demonstrates the robust fundamental rejection of the double-balanced doubler over a wide frequency band where balance conditions may fluctuate.

To further study the impedance characteristics of these two architectures, the equivalent models of the single- and double-balanced architectures are depicted in Figure 3. In the single-balanced doubler, one diode is forward-biased and the other is reverse-biased, and only one diode is on at the same time, resulting a high input impedance for the single-balanced architecture. The model of an on-state diode can be equated to a resistor and capacitor in parallel. The off-state diode can be simplified to a capacitor C_{off} [29]. As shown in Figure 3(a), the input impedance can be expressed as

$$Z_{\text{in}_s} = \frac{R_{\text{on}}}{1 + (\omega C_{\text{on}} R_{\text{on}})^2} (1 - j\omega C_{\text{on}} R_{\text{on}}) + \frac{Z_L}{1 + (\omega C_{\text{off}} Z_L)^2} (1 - j\omega C_{\text{off}} Z_L) \quad (9)$$




Figure 3 Equivalent model of the (a) Single-balanced and (b) Double-balanced architecture.

For a double-balanced doubler, a pair of on-state diodes provides a path for the signal over the full period, resulting in a lower input impedance than the single-balanced architecture. Moreover, as visualized in Figure 3(b), off-state diodes (1 and 3) operate as neutralizing capacitors, limiting the parasitical capacitance of on-state diodes (2 and 4). The input impedance can be expressed as follows:

$$Z_{\text{in}_D} = \left\{ \frac{R_{\text{on}}}{1 + [\omega(C_{\text{on}} - C_{\text{off}})R_{\text{on}}]^2} \right\} \times [1 - j\omega(C_{\text{on}} - C_{\text{off}})R_{\text{on}}] + \frac{Z_L}{2} \quad (10)$$

Comparing the first item of (9) and (10), as well as the second item of (9) and (10), it is noticeable that the double-balanced architecture exhibits a lower input Q value, leading to a naturally broader impedance matching range [30].

III. Design of Single- & Double-Balanced Doublers

For the proof of concept, three test chips were designed: a passive single-balanced doubler, an active single-balanced, and a passive double-balanced doubler. A comparison of the three doublers is performed at the end of this section.

1. Single-balanced passive doubler

Figure 4 illustrates the architecture of the passive single-balanced doubler. A pair of differential signals are fed into the doubler core from the inputs. Due to the nonlinear characteristics of the transistors, the doubler core will generate various harmonics. Among them, even harmonics are in phase and added at the combining point A, and odd harmonics are differentially canceled at point A. The collector and base of the triode are shorted together to act as a diode in this design. A layout view of the passive doubler core is shown in Figure 4. The differential transistors are arranged symmetrically to ensure the balance of the circuit.




Figure 4 Schematic of the passive single-balanced doubler, and layout of the doubler core.

To fully excavate the performance of the transistor, the output power and impedance characteristics of the transistor were evaluated for different sizes, as shown in Figure 5. According to the simulation result, transistors with larger size yield higher second-harmonic power within a range of 10 μm . Whereas, the output power of the doubler also depends on a good output matching network before it can be delivered to subsequent circuits. The right part in Figure 5 depicts the output impedance versus transistor size. The circuit has a match-friendly output impedance when the transistor length is between 2 μm and 3 μm . In this design, a length of 2.5 μm was selected. Although the corresponding output power is about 1 dB lower than the optimal value, this can easily be compensated by a post-amplifier.

Figure 6 shows a micrograph of the passive single-balanced doubler with a compact core size of 0.15 mm^2 . The performance of the doubler was measured by a signal generator Agilent E8267D, a power meter E4416A and a signal analyzer R&S FSW85. As shown in Figure 7, the passive single-balanced doubler shows a relative operating bandwidth of 38.8% from 27 GHz to 40 GHz. With 13-dBm input power, the fundamental/third-harmonic rejection is 8–32/24–37 dBc.




Figure 5 Characteristics of the transistor. (a) Output power vs. transistor length; (b) Output impedance vs. transistor length.




Figure 6 Micrograph of the passive single-balanced doubler.

2. Single-balanced active doubler

Benefiting from the stacked structure, cascode (CC) amplifiers offer higher gain compared to comparably sized common-emitter amplifiers [31]. In this design, the CC structure is employed to achieve positive conversion gain in the active frequency doubler. Figure 8(a) shows the harmonic content of the CC core. Note a sweet region between 0.5 V and 0.65 V, where the second harmonic power peaks and the third harmonic power falls into a valley. The chosen 0.6-V V_b is biased through a current mirror. In addition, transistors with 16- μm length were selected to balance harmonic performance and power consumption. The schematic diagram is shown in Figure 8(b), where all necessary power supplies




Figure 7 (a) Conversion gain and (b) Harmonic rejection of the single-balanced doubler (Meas.=Measure, Sim.=Simulated).





Figure 8 (a) Harmonic contents power versus bias voltage (V_b) and transistor length of the CC structure; (b) Schematic of the active single-balanced doubler.

are derived from a single 3.3-V source. Bulky bypass capacitors are deployed in the DC supply network to ensure RF grounding. A ground inductor is introduced at

the output to provide electro-static discharge (ESD) functionality.

In Figure 5, the single-balanced architecture demonstrates ideal odd-harmonic rejection, however, in actual implementation, circuit imbalance can significantly diminish this performance. To enhance the balance performance, a Marchand balun with a compensation line was proposed in [32]. If the Y -parameter and the electrical length θ_c of the compensation line satisfy the equation

$$Y_c \tan \frac{\theta_c}{2} = \frac{Y_e Y_o (\cot \theta_e \csc \theta_o - \cot \theta_o \csc \theta_e)}{Y_o \csc \theta_o - Y_e \csc \theta_e} \quad (11)$$

The Marchand balun will achieve a perfect balance. On the right-hand side of (11), Y_e and Y_o are the even- and odd-mode characteristic admittance of the coupled lines. θ_e and θ_o are the even- and odd-mode electrical lengths of the coupled lines. In this design, a compensation line with $50\text{-}\Omega$ characteristic impedance and 2° electrical lengths was selected. Figure 9 shows the performance of the Marchand balun with and without a compensation line. Notice that the compensation line allows the balun to achieve perfect balance, which ensures the odd-harmonic rejection of the circuit.

A micrograph of the test chip is shown in Figure 10 (a). The active single-balanced doubler has a compact core size of 0.18 mm^2 . As shown in Figures 10(b)–(d), the active single-balanced doubler achieves a measured relative operating bandwidth of 40.6% from 26.5 GHz to 40 GHz. The measured fundamental/third-harmonic rejection is 24–45/23–43 dBc at 6-dBm input power, and





Figure 9 (a) Schematic of the Marchand balun with compensation line; (b) Performance of the Marchand balun with and without compensation line.

the peak PAE is 17%.

3. Double-balanced passive doubler

Figure 11 depicts a schematic of the passive double-balanced doubler. Unlike single-balanced doublers, the double-balanced doubler core consists of four transistors,




Figure 10 (a) Micrograph of the active single-balanced doubler. (b) Conversion gain, (c) Harmonic rejection, and (d) Measured power added efficiency of the active single-balanced doubler.

and the output is converted from the differential to single-ended by a balun. Each of these four transistors contains a pair of input and output ports, resulting in eight RF alignments around the compact ring core. Irregular alignments will introduce imbalance and unwanted signal coupling, thus deteriorating the fundamental rejection of the circuit.

Figure 12(a) shows a symmetrical layout without ground shielding. Both input and output differential signals have perfectly symmetrical paths, thus ensuring the balance of the circuit. However, this layout has a strong input-output coupling, which can significantly degrade fundamental rejection performance. To address this issue, a ground shielding technique is introduced (Figure 12(a), lower left), where the input and output paths are deployed on the upper and lower sides of the ground plane to cut off the signal coupling. With the help of ground-






Figure 11 Schematic of the double-balanced doubler.

shielding technique, the coupling is reduced by about 20 dB. The proposed layout for the doubler core is shown in Figure 12(b). The metal layer MQ serves as the ground, with four transistors arranged symmetrically below it. Additionally, the doubler core is surrounded by ground shielding walls. In this symmetrical layout, the differential mode signals experience a mutual enhancement of the magnetic coupling, while the common-mode signals experience a mutual weakening of the magnetic coupling.



(a)



(b)

Figure 12 (a) Diagrams of the layout without and with ground shielding, and the corresponding coupling between input and output ports. (b) Layout of the ring core and the corresponding magnetic coupling in differential mode and common modes.

A micrograph of the double-balanced doubler is shown in Figure 13. The core size is 0.21 mm². According to the measured results in Figure 14, the relative operating bandwidth is 114.3% from 12 GHz to 44 GHz,

which is more than doubled compared to both active and passive single-balanced doublers. If the odd-harmonic rejection is limited to greater than 29 dBc, the relative bandwidth is 95.7% from 12 GHz to 34 GHz. The funda-

mental/third-harmonic rejection is 29–46/36–57 dBc, which is about 15 dB better than the passive single-balanced doubler.




Figure 13 Micrograph of the passive double-balanced doubler.




Figure 14 (a) Conversion gain of the double-balanced doubler. (b) Harmonic rejection of the double-balanced doubler.

Measurement results of these three doublers are listed in Table 1. Compared to single-balanced doublers, the double-balanced doubler offers significant advantages in both bandwidth and fundamental rejection, but requires high input driving power. The active balanced doubler shows the highest gain and good harmonic rejection but lacks advantages in operating bandwidth. Taking into consideration the discussions in Section I, passive doubler chains are found to be more practical in terms of performance and flexibility.

IV. Single- & Double-Balanced Doubler Chains

Based on the comparison work in Section III, the

Table 1 Performance comparison of the proposed three doublers

Technology	0.13- μm SiGe		
	Single balance	Passive	Double balance
Architecture	Active	Passive	Passive
Type	Active	Passive	Passive
3-dB BW (%)	40.6	38.8	114.3
f_{out} (GHz)	26.5–40	27–40	12–44
Peak conversion gain (CG) (dB)	4	–13	–12
1st rejection (dBc)	24–45	8–32	29–46*
3rd rejection (dBc)	23–43	24–37	36–57*
P_{DC} (mW)	140	0	0
Core size (mm^2)	0.176	0.148	0.205

Note: *Over 95.7% relative bandwidth from 12 GHz to 34 GHz.

double-balanced doubler is anticipated to exhibit high fundamental rejection over a broad frequency range. This section presents a double-balanced doubler chain that boasts high fundamental rejection, high output power, and high gain over a wide frequency band. Furthermore, compared to the single-balanced doubler chain utilizing the same 0.13- μm SiGe BiCMOS technology, the double-balanced architecture has a significant advantage in terms of fundamental rejection and bandwidth.

1. Single-balanced doubler chain

Figure 15(a) depicts the schematic of the proposed single-balanced doubler chain. Pre- and post-drivers




Figure 15 (a) Schematic of the single-balanced doubler chain. (b) Simulated S-parameters of the bandpass structure.

adopt the CC structure to provide sufficient gain. To provide 12-dBm input power to the doubler core, the transistor length of the pre-driver DA1 was chosen to be 12 μm . To provide output power over 10 dBm in the second-harmonic frequency band, the transistor length of the post-driver DA2 was chosen to be $2 \times 8 \mu\text{m}$. To suppress out-of-band harmonics, a bandpass matching network is introduced between the doubler core and DA2. As shown in Figure 15(b), the bandpass structure suppresses the fundamental content by about 10 dBc while providing better than -12 -dB return loss for the inter-stage matching. Both input and output ports use grounded inductors for impedance matching to achieve ESD effects. Both drivers are biased by current mirrors. These

two current mirrors share a 3.3-V DC with the supply voltage, which simplifies the bias circuit.

Figure 16(a) shows a micrograph of the single-balanced doubler chain with a core size of 0.4 mm². The performance of the chip was measured by a probe station. Figure 16(b) shows the measurement environment. In this case, the signal generator Agilent E8267D, signal analyzer N9030A, power meter E4416A, and Keysight E3648A were used. According to Figures 16(c)–(f), the proposed doubler chain shows a maximum power of 13 dBm, a gain of 11 dB, and a 3-dB bandwidth of 10 GHz from 26 to 36 GHz. The measured fundamental rejection is from 35 to 40 dBc and the third-harmonic rejection is from 28 to 41 dBc in the band of 28–36 GHz.




Figure 16 (a) Micrograph of the single-balanced doubler chain. (b) Measurement environment. (c) The measured conversion gain, (d) Output power and PAE, (e) Fundamental rejection, and (f) The third-harmonic rejection of the single-balanced doubler chain.

2. Double-balanced doubler chain

The double-balanced doubler offers significantly higher fundamental rejection and wider bandwidth compared to a single-balanced doubler. Therefore, the double-balanced doubler with pre- and post-drivers is currently the most effective solution for achieving high fundamen-

tal rejection, high output power, and high gain specifications over an ultra-wide bandwidth. The ultra-wide bandwidth of the double-balanced doubler, exceeding 100%, presents a challenge for the pre- and post-drivers. A promising solution has been introduced in the drivers to address this challenge.

Figure 17(a) illustrates the impedance of the post-driver core, where $Z_{11} = 10.8 - j40.4$, and $Z_{22} = 37.8 - j106.5$ at 26 GHz. Both impedances are far from the center of the Smith chart, which would severely limit the operating bandwidth. Typically, an emitter negative feedback inductor can be introduced to increase the real part of the input impedance, thus improving the input matching [33]. However, this scheme does not improve the output impedance. According to Figure 17(b), the RC feedback scheme can simultaneously improve the input and output impedance, and the max gain suppression effect at low frequencies is significantly greater than that at high frequencies, which will facilitate broadband amplifier design. In addition, the RC feedback scheme is more compact compared with the L_s scheme. Therefore, the RC feedback scheme is used for both the pre- and post-drivers in this design. As shown in Figure 17(c), the input return loss of this doubler chain is better than -10 dB (7–17.5 GHz input frequency band) and the output return loss is better than -8 dB (14–35 GHz output

frequency band). A limitation of the doubler chain is the bulky chip size. In this design, the pre-driver uses a differential architecture for power combining, and the driver and doubler are matched directly by a differential network, thus simplifying the matching network. The co-design scheme saves approximately one balun, which is considerable at the low-frequency end. In addition, the center tap of the transformer simplifies the DC supply network for the driver. The overall gain of the doubler chain depends on the sum of the doubler core, pre- and post-drivers. After careful co-design, the doubler chain yields a simulated 3-dB output frequency band from 12 GHz to 34 GHz (see Figure 18(d)).

Figure 18(a) illustrates the schematic of the double-balanced doubler chain. To enhance out-of-band rejection, a bandpass filter is deployed between the doubler and the post-driver, rather than after the chain, thus avoiding deteriorating the output power of the post-driver. Figure 18(b) shows a micrograph of the double-balanced doubler chain. The layout is folded at the bandpass filter




Figure 17 (a) Influence of emitter inductance on performance of CC structure. (b) Influence of RC feedback on CC structure performance. (c) Simulated (dashed line) and measured (solid line) return loss of the doubler chain. (d) Simulated stage gain of the doubler chain without bandpass filter.




Figure 18 (a) Schematic. (b) Micrograph of the double-balanced doubler chain. (c) Measured output power, (d) Fundamental rejection, and (e) The third-harmonic rejection of the double-balanced doubler chain.

to achieve a more compact 0.62-mm^2 chip size. The chip has an integrated current reference source to ensure the accuracy of the bias circuit. Figure 18(c) depicts the measured power performance of the double-balanced doubler chain. The peak output power is 14.7 dBm at an input power of 2 dBm. The doubler chain shows a 3-dB bandwidth of 86.9% from 13.4 GHz to 34 GHz. The fundamental and third-harmonic rejections are shown in Figures 18(d)–(e). In the band of interest, the fundamental rejection is from 43 dBc to 64 dBc and the third harmonic rejection is from 33 dBc to 56 dBc for an input power of -5 dBm. Compared to the single-balanced doubler chain, the double-balanced doubler chain more than doubles the relative operating bandwidth and improves the fundamental rejection by about 15 dB.

Table 2 summarizes a comparison of the double-balanced doubler chain with previously reported mmWave silicon-based doublers. The double-balanced doubler chain proposed in this paper achieves the highest fundamental rejection and the highest output power over an ultra-wide frequency band. The area efficiency of the design is taken into account in the power density metric, which demonstrates that this design has good area effi-

ciency. A figure of merit (FOM) is used for doublers, where $P_{\text{out},2\text{nd}}$ is the second harmonic output power, $P_{\text{in},1\text{st}}$ is the input fundamental power, FR is the fundamental rejection and BW is 3-dB fractional bandwidth [13], [20]. This double-balanced doubler chain shows a calculated FOM of 37.7/41.1, which is superior to that of other published works. To take the area efficiency into account, we modified the FOM to be FOM1, where S_{core} is the core size of the chip. The results show that the proposed double-balanced doubler chain maintains its superiority in terms of FOM1.

V. Conclusion

This work presents a double-balanced doubler chain that demonstrates high fundamental rejection, high output power, and high conversion gain over an ultra-wide frequency band. The concepts of amplitude and phase errors, as well as frequency factors, were introduced in the analysis and comparison of single-balanced and double-balanced doublers. The analysis and experimental results indicate that the double-balanced architecture exhibits superior performance in terms of fundamental rejection and operating bandwidth. A comparison of the single-

Table 2 Performance comparison with previously reported Si-based mmWave doublers

References	This work		[13]	[15]	[17]**	[20]	[21]	[22]	[32]	
Technology	0.13- μ m SiGe		0.13- μ m SiGe	45-nm SOI	0.13- μ m SiGe	0.35- μ m SiGe	90-nm SiGe	0.18- μ m CMOS	0.18- μ m CMOS	
Architecture	Double balance		Single balance	Single balance	Single balance	Single balance	Distributed single-balance	Kimura	Double balance	Single balance
	$P_{in}=2$ dBm	$P_{in}=-5$ dBm								
3-dB BW (%)	86.9	78.5	32.3	46.2	63.7	41.2	93.3*	133.3	48.3*	82.4
f_{out} (GHz)	13.4–34	14.4–33	26–36	25–40	46–89	27–41	4–11*	10–50	33–54*	15–36
1st Rej. (dBc)	>33	>43	>25	>35*	>38* (50–90 GHz)	>26	>23	>25*	>32	>33
3rd Rej. (dBc)	>33	>25	>17	N/A	42.2 (30 GHz)	N/A	N/A	N/A	N/A	N/A
Peak P_{out} (dBm)	14.7	13.3	13	13	7.4	4.3	−10	−4	3	−5.2
Peak CG (dB)	13	18	11	14	−4	20	−3	12	−11	−10
P_{DC} (mW)	270	250	150	87	20	22	60	250	0	11
Peak PAE [†] (%)	10.3	8.4	11.4	22	<0	16.9	<0	N/A	N/A	<0
Size [#] (mm ²)	0.62	–	0.40	0.30*	0.10	0.24*	0.49	0.20*	0.18*	0.25*
Power density (mW/mm ²)	47.6	34.5	50.0	66.5	54.9	11.2	0.2	2.0	11.1	1.2
FOM [‡]	37.7	41.1	11.7	22.4	32.0	15.2	14.2	22.7	19.8	29.9
FOM1 [§]	39.5	42.7	13.0	24.9	38.4	17.7	17.1	32.0	23.4	34.9

Note: [#]Exclude test pads. *Graphically estimated. **At −8.5-dBm input power. [†]PAE = $100 \times (P_{out,2nd} - P_{in,1st})/P_{DC}$.

$$\text{‡FOM} = \left[10 \log \left(\frac{100 \times P_{out,2nd}}{P_{in,1st} + P_{DC}} \right) + \text{FR} \right] \times \text{BW}. \quad \text{§FOM1} = \left[10 \log \left(\frac{100 \times P_{out,2nd}}{P_{in,1st} + P_{DC}} \cdot \frac{1}{S_{core}} \right) + \text{FR} \right] \times \text{BW}.$$

balanced and double-balanced doubler chains is consistent with the analysis, showing that the double-balanced doubler chain has approximately 15-dB better fundamental rejection over more than twice the relative bandwidth. Ground shielding strategy and bandpass filters were implemented to enhance the fundamental rejection. A bandwidth broadening technique was employed to realize broadband drivers, ensuring the ultra-wideband performance of the doubler chain. The proposed double-balanced doubler chain delivers a peak output power of 14.7 dBm. Over 86.9% 3-dB bandwidth from 13.4 GHz to 34 GHz, the fundamental rejection is from 43 dBc to 65 dBc, and the third harmonic rejection is from 33 dBc to 56 dBc. This architecture comparison work provides useful insights for doubler designers and the proposed double-balanced doubler chain is a suitable candidate for mmWave applications due to its ultra-wideband, high fundamental rejection, high power, and high gain.

Acknowledgements

The authors would like to thank MISIC Microelectronics for the tape-out supporting.

References


- [1] S. Onoe, “1.3 Evolution of 5G mobile technology toward 1 2020 and beyond,” in *Proceedings of 2016 IEEE International Solid-State Circuits Conference*, San Francisco, CA, USA, pp. 23–28, 2016.
- [2] “3GPP 5G-NR specifications,” Available at: <http://www.3gpp.org/DynaReport/38-series.htm>.
- [3] B. Sadhu, Y. Tousi, J. Hallin, *et al.*, “A 28-GHz 32-element TRX phased-array IC with concurrent dual-polarized operation and orthogonal phase and gain control for 5G communications,” *IEEE Journal of Solid-State Circuits*, vol. 52, no. 12, pp. 3373–3391, 2017.
- [4] F. Wang and H. Wang, “24.6 An instantaneously broadband ultra-compact highly linear PA with compensated distributed-balun output network achieving >17.8 dBm P1dB and >36.6% PAEP1dB over 24 to 40 GHz and continuously supporting 64-/256-QAM 5G NR signals over 24 to 42 GHz,” in *Proceedings of 2020 IEEE International Solid-State Circuits Conference*, San Francisco, CA, USA, pp. 372–374, 2020.
- [5] M. Vigilante and P. Reynaert, “A wideband class-AB power amplifier with 29–57-GHz AM–PM compensation in 0.9-V 28-nm bulk CMOS,” *IEEE Journal of Solid-State Circuits*, vol. 53, no. 5, pp. 1288–1301, 2018.
- [6] A. Ghadiri and K. Moez, “Gain-enhanced distributed amplifier using negative capacitance,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 11, pp. 2834–2843, 2010.
- [7] S. Hu, F. Wang, and H. Wang, “A 28-/37-/39-GHz linear Doherty power amplifier in silicon for 5G applications,” *IEEE Journal of Solid-State Circuits*, vol. 54, no. 6, pp. 1586–1599, 2019.
- [8] F. Wang, A. Wang, and H. Wang, “A 22–37 GHz broadband compact linear mm-wave power amplifier supporting 64-/256-/512-QAM modulations for 5G communications,” in *Proceedings of 2020 IEEE/MTT-S International Microwave Symposium*, Los Angeles, CA, USA, pp. 1105–1108, 2020.
- [9] H. B. Li, J. X. Chen, D. B. Hou, *et al.*, “W-band scalable 2×2 phased-array transmitter and receiver chipsets in SiGe BiCMOS for high data-rate communication,” *IEEE Journal of Solid-State Circuits*, vol. 57, no. 9, pp. 2685–2701, 2022.
- [10] Y. Z. Wu, L. X. Xiao, G. H. Liu, *et al.*, “Hybrid beamform-

- ing for terahertz wireless communications with beam squint: A survey,” *Chinese Journal of Electronics*, vol. 31, no. 6, pp. 1043–1052, 2022.
- [11] J. Z. Zhang, Y. Peng, and K. Kang, “Analysis and design of high-harmonic-rejection multi-ratio mm-wave frequency multipliers,” *IEEE Journal of Solid-State Circuits*, vol. 57, no. 1, pp. 260–277, 2022.
- [12] P. G. Zhou, J. X. Chen, S. Y. Tang, *et al.*, “Research on silicon-based terahertz communication integrated circuits,” *Chinese Journal of Electronics*, vol. 31, no. 3, pp. 516–533, 2022.
- [13] I. Ju, C. D. Y. Cheon, and J. D. Cressler, “A compact highly efficient high-power Ka-band SiGe HBT cascode frequency doubler with four-way input transformer balun,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 66, no. 6, pp. 2879–2887, 2018.
- [14] M. Q. Cui, C. Carta, and F. Ellinger, “Design of an ultra compact low power 60 GHz frequency doubler in 22 nm FD-SOI,” in *Proceedings of 2020 IEEE International Symposium on Radio-Frequency Integration Technology*, Hiroshima, Japan, pp. 40–42, 2020.
- [15] S. S. Li, T. Chi, T. Y. Huang, *et al.*, “A buffer-less wideband frequency doubler in 45-nm CMOS-SOI with transistor multiport waveform shaping achieving 25% drain efficiency and 46–89 GHz instantaneous bandwidth,” *IEEE Solid-State Circuits Letters*, vol. 2, no. 4, pp. 25–28, 2019.
- [16] J. J. Hung, T. M. Hancock, and G. M. Rebeiz, “High-power high-efficiency SiGe Ku- and Ka-band balanced frequency doublers,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 53, no. 2, pp. 754–761, 2005.
- [17] J. K. Li, Y. Z. Xiong, W. L. Goh, *et al.*, “A 27–41 GHz frequency doubler with conversion gain of 12 dB and PAE of 16.9%,” *IEEE Microwave and Wireless Components Letters*, vol. 22, no. 8, pp. 427–429, 2012.
- [18] S. Chakraborty, L. E. Milner, S. Mahon, *et al.*, “A GaAs frequency doubler with 38 dB fundamental rejection from 22 to 40 GHz using a transformer balun,” in *Proceedings of the 49th European Microwave Conference*, Paris, France, pp. 848–851, 2019.
- [19] J. T. Sun, Q. Liu, Y. J. Suh, *et al.*, “A low DC power high conversion gain frequency doubler IC for 22–29 GHz UWB applications,” in *Proceedings of 2010 Asia-Pacific Microwave Conference*, Yokohama, Japan, pp. 944–947, 2010.
- [20] K. Y. Lin, J. Y. Huang, C. K. Hsieh, *et al.*, “A broadband balanced distributed frequency doubler with a sharing collector line,” *IEEE Microwave and Wireless Components Letters*, vol. 19, no. 2, pp. 110–112, 2009.
- [21] L. Vera and J. R. Long, “A DC-100 GHz active frequency doubler with a low-voltage multiplier core,” *IEEE Journal of Solid-State Circuits*, vol. 50, no. 9, pp. 1963–1973, 2015.
- [22] T. Y. Yang and H. K. Chiou, “A 25–75 GHz miniature double balanced frequency doubler in 0.18- μm CMOS technology,” *IEEE Microwave and Wireless Components Letters*, vol. 18, no. 4, pp. 275–277, 2008.
- [23] Y. A. Lai, C. N. Chen, and Y. H. Wang, “Compact doubler with simple harmonic suppression and gain-compensation functions,” *IEEE Microwave and Wireless Components Letters*, vol. 21, no. 7, pp. 371–373, 2011.
- [24] L. Vera, J. R. Long, and B. J. Gross, “An active frequency doubler with DC-100GHz range,” in *Proceedings of 2014 IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Coronado, CA, USA, pp. 9–12, 2014.
- [25] A. Y. K. Chen, Y. Baeyens, Y. K. Chen, *et al.*, “A 36–80 GHz high gain millimeter-wave double-balanced active frequency doubler in SiGe BiCMOS,” *IEEE Microwave and Wireless Components Letters*, vol. 19, no. 9, pp. 572–574, 2009.
- [26] J. Zhang and H. Zirath, “Broadband Gm-boosted differential HBT doublers with transformer balun,” in *Proceedings of the Active RF Devices, Circuits and Systems Seminar*, Belfast, UK, pp. 29–32, 2011.
- [27] J. Zhang, M. Q. Bao, D. Kuylenstierna, *et al.*, “Broadband Gm-boosted differential HBT doublers with transformer balun,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 59, no. 11, pp. 2953–2960, 2011.
- [28] L. Wang, J. X. Chen, D. B. Hou, *et al.*, “A doubler chain with 13-dBm output power for 5G millimeter-wave application,” in *Proceedings of 2022 IEEE MTT-S International Wireless Symposium*, Harbin, China, pp. 1–3, 2022.
- [29] K. K. Xu, “Silicon electro-optic micro-modulator fabricated in standard CMOS technology as components for all silicon monolithic integrated optoelectronic systems,” *Journal of Micromechanics and Microengineering*, vol. 31, no. 5, article no. 054001, 2021.
- [30] R. Ludwig and G. Bogdanov, *RF Circuit Design: Theory & Applications*, 2nd ed., Prentice Hall, Upper Saddle River, NJ, USA, 2008.
- [31] L. Wang, J. X. Chen, D. B. Hou, *et al.*, “A 45 GHz low-voltage cascode power amplifier based on capacitor coupling technology,” in *Proceedings of 2021 IEEE MTT-S International Wireless Symposium*, Nanjing, China, pp. 1–3, 2021.
- [32] P. H. Tsai, Y. H. Lin, J. L. Kuo, *et al.*, “Broadband balanced frequency doublers with fundamental rejection enhancement using a novel compensated marchand balun,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 61, no. 5, pp. 1913–1923, 2013.
- [33] B. Razavi, *RF Microelectronics*, 2nd ed., Prentice Hall Press, Upper Saddle River, NJ, USA, 2012.




Long WANG received the M.S. degree from Hangzhou Dianzi University, Hangzhou, China, in 2018. He is currently pursuing the Ph.D. degree in electronic information with Southeast University, Nanjing, China, where he is also with the MISIC Microelectronics, Nanjing, China, as a trainee. His current research interests include mm-wave and sub-mmwave integrated circuits and transceivers.

Mr. Wang was a recipient of the IEEE International Wireless Symposium (IWS) Best Student Paper Award in 2021, the Rohde-Schwarz Ph.D. Scholarship, the Vanchip Ph.D. Scholarship, and the ArchiwaveScholarship in 2023. (Email: longwang@seu.edu.cn)



Jixin CHEN was born in Jiangsu Province, China, in 1976. He received the B.S. degree in radio engineering and the M.S. and Ph.D. degrees in electromagnetic field and microwave technique from Southeast University, Nanjing, China, in 1998, 2002, and 2006, respectively. Since 1998, he has been with the State Key Laboratory of Millimeter Waves, Southeast University, Nanjing, China, where he is currently a Professor with the School of Information Science and Engineering and the Director of the Department of Electromagnetic Field and Microwave Engineering. His current research interest includes integration technology of millimeter-wave circuits and systems. Dr. Chen was a recipient of 2016 Keysight Early Career Professor Award and 2016 National Natural Science Prize Second Prize of China. He has served as a TPC Chair of NCMMW2021 and RFIT2019, and a TPC Co-Chair of HSIC2012 and UCMMT2012. (Email: jxchen@seu.edu.cn)

Mr. Wang was a recipient of the IEEE International Wireless Symposium (IWS) Best Student Paper Award in 2021, the Rohde-Schwarz Ph.D. Scholarship, the Vanchip Ph.D. Scholarship, and the ArchiwaveScholarship in 2023. (Email: longwang@seu.edu.cn)



Debin HOU was born in Sichuan Province, China, in 1983. He received the B.S. degree from the School of Physical Electronics, University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2007, and the Ph.D. degree from the School of Information Science and Technology, Southeast University, Nanjing, China, in 2013. He was with the Blekinge Institute of Technology (BTH), Karlskrona, Sweden, in 2009, and the Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore, as an Exchange Student, from 2010 to 2012. From 2013 to 2022, he was with the State Key Laboratory of Millimeter Waves, Southeast University, Nanjing, China. He has authored over 20 technical publications. He is now with the MISIC Microelectronics, Nanjing, China. His current research interests include silicon based/GaAs millimeter wave/terahertz on chip components, antennas, and integrated circuits. Dr. Hou received the Jiangsu Excellent 100 Doctoral Dissertation Prize in 2014.

(Email: dbhou@misic.com.cn)




Xiaojie XU received the B.S. and M.S. degrees from the School of Information Science and Engineering, Southeast University, Nanjing, China, in 2010 and 2013, respectively. He is with MISIC Microelectronics, Nanjing, China, as a Senior Engineer, from 2020 to present. His current research interests include millimeter-wave integrated circuits and systems for high-speed wireless communication.

(Email: xjxu@misic.com.cn)



Zekun LI was born in Fujian Province, China, in 1996. He received the B.S. degree from the School of Information Science and Engineering, Southeast University, Nanjing, China, in 2018, where he is currently pursuing the Ph.D. degree. His current research is focused on silicon-based millimeter-wave and terahertz integrated circuits and systems for high-speed wireless communication and radar.

(Email: zkli@seu.edu.cn)



Dawei TANG was born in Sichuan Province, China, in 1998. He received the B.S. degree in electronics science and technology from Southwest Jiaotong University, Chengdu, China, in 2020. He is currently pursuing the Ph.D. degree in electronics science and technology with Southeast University, Nanjing, China. His research interests focus on millimeter-wave and terahertz integrated circuits and systems for high-speed wireless communication.

(Email: tangdawei@seu.edu.cn)




Rui ZHOU was born in Anhui Province, China, in 1995. He received the B.S. and M.S. degrees from the School of Information Science and Engineering, Southeast University, Nanjing, China, in 2018 and 2020, respectively, where he is currently pursuing the Ph.D. degree. His current research is focused on silicon-based millimeter-wave and terahertz integrated circuits and high-resolution radar system design.

(Email: rzhou21@seu.edu.cn)



Hao QI received M.S. degree in integred circuit from School of Electronic information, Hangzhou Dianzi University, Hangzhou, China, in 2020. Since 2020, he has been with MISIC Microelectronics as a Senior Engineer, Nanjing, China.

(Email: qihaoz7@163.com)



Yu XIANG received the B.S. degree from the School of Physical Electronics, University of Electronic Science and Technology of China (UESTC), Chengdu China, in 2011, and the M.S. degree from the School of Information Science and Technology, Southeast University, Nanjing, China, in 2014. Since 2016, she has been with MISIC Microelectronics, Nanjing, China.

(Email: yuxiang@misic.com.cn)