RESEARCH ARTICLE

High Power GaN Doubler with High Duty Cycle Pulse Based on Local Non-reflection Design

Yazhou DONG¹, Tianchi ZHOU¹, Shixiong LIANG², Guodong GU², Hongji ZHOU¹, Jianghua YU¹, Hailong GUO¹, and Yaxin ZHANG¹

1. *School of Electronic Science and Engineering*, *University of Electronic Science and Technology of China*, *Chengdu 611731*, *China*

2. *National Key Laboratory of Solid-State Microwave Devices and Circuits*, *Hebei Semiconductor Research Institute*, *Shijiazhuang 050051*, *China*

Corresponding author: Shixiong LIANG, Email: wialliam@163.com Manuscript Received May 10, 2023; Accepted September 7, 2023 Copyright © 2024 Chinese Institute of Electronics

Abstract — The study focuses on the development of gallium nitride (GaN) Schottky barrier diode (SBD) frequency doublers for terahertz technology. The low conversion efficiency of these doublers limits their practical applications. To address this challenge, the paper proposes a multi-objective local no-reflection design method based on a three-dimensional electromagnetic structure. The method aims to improve the coupling efficiency of input power and reduce the reflection of power output. Experimental results indicate that the proposed method significantly improves the performance of GaN SBD frequency doublers, achieving an efficiency of 16.9% and a peak output power of 160 mW at 175 GHz. These results suggest that the method can contribute to the further development of GaN SBD frequency doublers for terahertz technology.

Keywords — Gallium nitride, Frequency doubler, Multi-objective optimization, Local non-reflection design. **Citation —** Yazhou DONG, Tianchi ZHOU, Shixiong LIANG, *et al*., "High Power GaN Doubler with High Duty Cycle Pulse Based on Local Non-reflection Design," *Chinese Journal of Electronics*, vol. 33, no. 5, pp. 1196–1203, 2024. doi: 10.23919/cje.2023.00.179.

I. Introduction

Terahertz (THz) technology has been used in radar imaging, security, environmental monitoring, medical testing, high-speed communications and many other fields $[1]$ – $[7]$. As part of the THz system, how to achieve high power output of terahertz frequency multiplier is an urgent problem to be solved. The traditional ways to increase the output power are increasing the number of anodes or using the power combination techniques. However, these methods are limited in effectiveness due to the low power-handling capabilities of gallium arsenide (GaAs).

In 2017, Dahlbäck *et al*. proposed a compact waveguide-encapsulated frequency doubler that utilizes Schottky diodes as varactors arranged in a 128-element grid. This doubler is capable of producing a peak output power of 0.25 W at 183 GHz with an input power of 1.32 W, resulting in a conversion efficiency of 19% [8]. In 2018, Siles *et al*. from JPL Lab reported a high-power 165–195

GHz doubler that features 24 anodes on a single 50 μ m thick GaAs chip. The device comprises four multiplying structures, each containing six anodes on a Si-doped epitaxial layer. It can handle up to 3 W input power, providing a maximum output power of 800 mW [9]. In 2022, Dong *et al*. proposed a frequency doubler based on meta structure for the first time. By adding split-ring resonator (SRR) at the bottom of the diode, the electric field at the diode was strengthened, and the coupling efficiency between the diode and electromagnetic energy was improved. The performance of maximum output power is 45.2% better than of the traditional structure [10]. However, the tolerable power of GaAs Schottky barrier diode (SBD) limits the potential power output.

In recent years, there has been increasing interest in gallium nitride (GaN) semiconductor materials due to their significantly larger bandgap compared to traditional semiconductors such as GaAs. This unique property enables GaN-based power devices to achieve higher break-

down voltages, resulting in their ability to handle greater power capacities [11]–[17]. Liang *et al.* from CEC 13 has published a series of GaN-based doubler, which cover frequencies of 180 GHz, 210 GHz and 300 GHz, achieving the highest power output in the pulsed state $[18]$ – $[21]$. In 2020, Zhang *et al*. utilized an eight-node GaN SBD to improve the power handling capability of a 220 GHz tripler. The results showed that the maximum power processing capacity exceeded 1100 mW, with efficiency and maximum output are 1.6% and 17.5 mW, respectively [22]. In 2022, Liu *et al*. designed a GaN diode on a sapphire substrate, which demonstrated a high breakdown voltage of 54.9 V but achieved only a maximum efficiency of 3% with 500 mW input power.

Many of the published GaN frequency doublers suffer from low conversion efficiency, which can be attributed to various factors. One of the reasons is that the rapid increase in device temperature at high power input, which leads to a decrease in electron mobility. This decrease in electron mobility further exacerbates the rise in series resistance $(R_{\rm s})$. Both the reduction in electron mobility and the increased R _s contribute to a decrease in the conversion efficiency of the device and can result in impedance mismatch.

To address the issue of high temperatures under high-power input, this study adopts a pulse testing method, which effectively reduces the average temperature of the device and mitigates the degradation of $R_{\rm s}$. Moreover, by employing a multi-objective local nonreflection design method based on a three-dimensional electromagnetic model, the power losses of the device have been effectively reduced, resulting in an increased conversion efficiency. Ultimately, with an input power of 947 mW and utilizing a 10% duty cycle pulse model, the overall conversion efficiency approached 17%. This method provides a solution to the low efficiency problem in GaN doublers under high power input.

II. Frequency Doubler Based on GaN SBD

1. The design of GaN SBD

Silicon carbide (SiC) is a popular choice for substrate material in electronic devices to improve their powerhandling capability. This is due to its close lattice match with GaN, which enables the growth of high-quality GaN films with excellent thermal conductivity on SiC substrates. Hence, SiC is well-suited for designing high-power electronic devices.

The structure of the diode is shown in Figure $1(a)$. To reduce parasitic effects, the thickness of the base is decreased to 30 μ m. Furthermore, a highly-doped n⁺ GaN layer $(8 \times 10^{18} \text{ cm}^{-3})$ with a thickness of 2 µm has been added to minimize ohmic contact resistance and spreading resistance. The epitaxial layer consists of a 200 nm n[–] GaN layer $(4 \times 10^{17} \text{ cm}^{-3})$. The specific fabrication steps can be found in [19]–[21].

It should be noted that as the frequency increases,

Figure 1 (a) Schematic cross-section of the GaN SBD; (b) 3D views of the GaN-based SBD chip.

the significance of parasitic effects in the terahertz frequency range becomes increasingly pronounced. The parasitic parameters between different layers and the physical structure of the SBD have a substantial impact on device performance. Hence, the establishment of a threedimensional (3D) electromagnetic model is necessary.

Based on the layout provided by CETC 13th Research Institute, we accurately established a 3D SBD model and conducted simulations using HFSS, as depicted in Figures $1(a)$ and (b). This approach provides a higher level of confidence in achieving consistency between actual testing and simulation.

 $C-V$ and $I-V$ (short for capacitance-voltage and currentat room temperature. The $C-V$ measurements show that in Figure 2(a). The $I-V$ measurements, plotted semi-log-This paper presents the results of measuring the voltage) characteristics of a single 6 μm diameter anode the capacitance decreases from 58 fF to 13 fF as the anode voltage is swept from 0 V to -15 V, as depicted arithmically in Figure 2(b), indicate that the diode has a turn-on voltage (V_T) of 0.72 V and a reverse breakdown

sured $C-V$ curves. (b) Measured $I-V$ curve. Figure 2 Characteristics of the fabricated GaN-based SBD. (a) Mea-

voltage (V_{br}) of 15 V.

2. The design of frequency doubler

Figure 3 depicts the design process of a frequency multiplier, which involves the establishment of an ideal diode model and the extraction of diode parameters. Subsequently, a structure that can suppress odd harmonics is selected to enhance the conversion efficiency. Finally, impedance matching techniques are applied to design the circuit based on local non-reflection design. The design steps for the frequency doubler can be summarized in the block diagram as follows.

1) SBD impedance extraction

Initially, it is necessary to determine the theoretical maximum conversion efficiency of a single anode using the load-pull technique. As a nonlinear device, the operating state of a Schottky diode changes with drive power, working frequency, bias voltage, leading to fluctuations in the embedded impedance.

Figure 4(a) depicts the impedance extraction circuit of the diode in ADS. Using source pulling as an example, the diagram shows the impedance extraction circuit of a diode. To achieve the optimal frequency conversion efficiency, the circuit's source impedance (*Z*_source) needs to match the diode's fundamental impedance, while the load impedance $(Z \text{ load})$ needs to match the diode's harmonic impedance. This ensures efficient power transfer

Figure 3 The block diagram of frequency doubler design.

into the diode, enabling nonlinear operation and reflection-free output of harmonic power.

Based on this, the source impedance (*Z*_source is $19.3 + j66.13 \Omega$ remains fixed, while the optimization of the load impedance (obtained through ADS for both input and output power) allows for the calculation of corre-

Figure 4 (a) The schematic diagram of diode impedance extraction circuit; (b) The diagram of the equal efficiency Smith circle; (c) The diagram of single anode optimum conversion efficiency; (d) The schematic diagram of diode embedded impedance.

mula $P_{\text{out}}/P_{\text{in}} \times 100\%$. The equivalent efficiency Smith sponding frequency conversion efficiency using the forchart for different load impedances is shown in Figure 4 (b). When the conversion efficiency reaches its maximum, the load impedance can be determined. Similarly, load pulling is performed iteratively to optimize the source impedance.

The optimization results are shown in Figure $4(c)$, which indicate that the frequency doubler efficiency of a single anode exceeds 20% within the frequency range of 160 GHz to 180 GHz. Furthermore, the best driving power for the diode was found to be 25 dBm, with the optimal bias voltage being -6.5 V. The source impedance is $19.3 +$ j66.13 Ω, while the load impedance is 24.12 + j33.97 Ω which is embedded in the model shown in Figure $4(d)$. These optimized parameters ensure that the diode operates at maximum efficiency, providing reliable performance for frequency doubler applications.

2) The structure design of frequency doubler

To achieve high power output, a balanced structure is employed, featuring a diode connected in reverse series to the input fundamental signal and in parallel to the output harmonic signal. This design effectively suppresses the odd harmonics and greatly improves the system's efficiency which is shown in Figure 5.

Figure 5 Circuit schematic architecture of the balanced structure.

The fundamental signal is fed directly to the diode

chip via the WR-10 standard waveguide. Each harmonic generated by the nonlinear effect of the diode is in the TEM mode. In the balanced structure, input and output modes are well-isolated, preventing higher harmonic leakage into the input waveguide. Impedance matching is utilized to filter out unnecessary high harmonics, enabling only the second harmonic output to be retained. The resulting output signal is then transmitted to the standard waveguide WR-5 via a probe. The DC bias voltage connector is linked to a low-pass filter to supply power to the diode.

3) A multi-objective local non-reflection design method based on 3D electromagnetic structure

This paper proposes a multi-objective local non-reflection design method based on 3D electromagnetic structure to address the low efficiency issue in GaN frequency doublers. This method has two key features.

• In the terahertz band, the diode structure's parasitic parameters cannot be ignored due to the comparable wavelength and geometric size. To address these problems, we have adopted a novel approach, whose schematic diagram is shown in Figure $4(d)$, where we embed the extracted source and load impedances into a 3D electromagnetic model using HFSS. This method includes the influence of the anode impedance and electromagnetic structure in the *S*-parameters.

• Since the TE10 mode in the input waveguide is orthogonal to the harmonic quasi-TEM mode, the input and output parameters exhibit little influence. Therefore, as shown in Figure 6, the optimal efficiency can be achieved by independently optimizing the fundamental reflection coefficient and harmonic transmission coefficient through the adjustment of their respective structural parameters.

Figure 6 The diagram of a multi-objective local non-reflection design method.

The input and output matching circuits play a crucial role in the balanced structure of the frequency doubler. The input matching circuit is responsible for coupling the input signal into the diode, which is placed at the center of the wide side of the waveguide. As shown in Figure $7(a)$, a reduced-height waveguide extends to the opposite side of the diode pair, forming a backshort where the fundamental signal is reflected back into the input channel and separated from the output. By optimally adjusting the waveguide length (In_L1), width $(In W1)$, and shorted section length $(In L2)$, the input power can be efficiently coupled to the diodes.

Figure $7(b)$ shows that by optimizing the aforemen-

tioned parameters, we were able to achieve a reflection coefficient of −15 dB within the frequency range of 84 GHz to 87 GHz.

Due to the nonlinear effect of the Schottky diode pairs, the fundamental signal generates various harmonics. Therefore, it is necessary to design an output matching circuit to select the second harmonic output and suppress other higher harmonics. Figure $8(a)$ shows the HFSS model of the output matching circuit.

The output matching circuit consists of two parts: The first part is the matching circuit composed of suspension lines, which is used to select the output second harmonic; the second part is to use mode isolation to re-

Figure 7 (a) The diagram of input structure of frequency doubler; (b) The reflection coefficient of input.

Figure 8 (a) The diagram of output structure of frequency doubler; (b) The reflection coefficient and transmission coefficient of output.

flect the second harmonic back to the diode pair.

The first part consists of the harmonic impedance matching branches, where the optimization of the length (Out_L2 and Out_L3) and width (Out_W2 and Out_W3) of the branch lines enables efficient transmission of the second harmonic. It should be noted that due to the fixed circuit structure and the impedance phase

matching designed specifically for the second harmonic, other harmonics cannot efficiently propagate through the system.

At the end of the substrate, the suspended microstrip in the second part acts as a short circuit due to mode isolation and impedance mismatch. By optimizing the length $(Out L1)$ and width $(Out W1)$, the higher harmonic components generated by the diode are reflected back into the frequency multiplication circuit.

The optimization method is similar to the input matching circuit, where Out_W1, Out_W2, Out_W3, Out_L1, Out_L2, and Out_L3 are iteratively optimized until S_{22} is below −15 dB. The optimization results are shown in the Figure 8 (b), indicating that the total transmission coefficient remains around −6 dB and the reflection coefficient is lower than −15 dB from 155 GHz to 185 GHz.

shown in Figure 9, and the S-parameter generated by Once the design of each individual component was completed, they were combined. The doubler model is HFSS was imported into the ADS circuit. Then the relationship between the conversion efficiency, driving power, and bias voltage of the frequency doubler was analyzed. The HFSS model was further improved until the design requirements were met.

Figure 9 The diagram of frequency doubler based on GaN.

III. Simulation and Experiment

This paper presents a design method of $50 \mu m$ quartz substrate assembly for discrete GaN SBD, which effectively minimizes dielectric losses and enhances the efficiency of signal output.

As a portion of the input power is converted into higher-order harmonics, the majority of the power is converted into heat. Especially under high-power input, it leads to an increase in the anode temperature of the diode, resulting in lattice scattering and a decrease in electron mobility. This decrease in electron mobility, in turn, causes an increase in series resistance. On the other hand, at high power levels, the saturation of current significantly reduces the efficiency of the multiplier, as the junction capacitance cannot be optimally charged. Moreover, higher temperatures accelerate the power saturation, further compromising the device's performance [23], [24].

To reduce the average temperature of the device, a pulse input with a duty cycle of 10% is being utilized. The block diagram of the experimental platform is illustrated in Figure $10(a)$. It consists of a signal generator and the six-times frequency multiplication stage. After that, an adjustable attenuation is connected to control the power into the 85 GHz power amplifier and stabilize the power into the GaN doubler at about 1 W. In addition, the input power required by GaN doublers can be adjusted through the attenuator to obtain a variable input power.

The performance of the optimized frequency doubler is shown in Figure 10. The conversion efficiency is maximum when the drive power is 1000 mW and the bias voltage of a single diode is -13 V. At the frequency of 174 GHz, the efficiency of the frequency doubler reaches 17.7%, and the output power is greater than 160 mW within the range of 171 to 178 GHz. Additionally, there is little difference in the performance of the extracted anode impedance when biased at −6.5 V and driven by a single anode power of 24 dBm.

Based on the theoretical analysis and simulations described, we have successfully fabricated and tested a GaN frequency doubler. The experimental results are in

good agreement with the simulation results. When the bias voltage is set to -13 V, we observed the maximum output power, which is consistent with the simulation results. We obtained a maximum output power of 160 mW and a maximum efficiency of 16.9% at 175 GHz for an input power of 947 mW, with a pulse width of 100 μ s and a duty cycle of 10%. Moreover, In the frequency range of 171 to 184 GHz, we achieved a typical output power of more than 100 mW and an efficiency of more than 10%.

Table 1 displays the available frequency doubler devices. It is clear that GaAs doublers have limited power handling capabilities, which significantly restricts the potential power output of THz doublers. On the other hand, some of the published GaN doublers exhibit superior power handling capabilities and higher power output, highlighting the advantages of GaN materials.

However, it should be noted that the development of continuous wave GaN doublers is a pressing issue that needs to be addressed in the future. Although some research institutions have proposed methods for continuous wave operation, as mentioned in references, these

Figure 10 (a) The circuit diagram of the test circuit; (b) The photograph of the experimental platform; (c) Plot of simulated and measured output power (*P*out) versus frequency; (d) Plot of simulated and measured conversion efficiency versus frequency.

Reference	Frequency (GHz)	Duty	Anode number	Input power (mW)	Output power (mW)	Efficiency $(\%)$
GaAs SBD-based frequency multipliers						
$[25]$	$140 - 220$	CW	$\overline{2}$	32	4	12.7
[26]	$110 - 170$	CW	16	166	13.1	7.9
[27]	$200 - 230$	CW	6	214	38.2	17.8
GaN SBD-based frequency multipliers						
$[21]$	$175 - 185$	10%	8	2140	244	11.4
$[19]$	$190 - 220$	0.1%	12	7000	1006	15
[20]	$290 - 307$	1%	6	1320	183.4	13.9
$[28]$	$100 - 110$	CW	$\overline{4}$	220	1.3	0.59
[29]	$117 - 125$	CW	6	500	15.1	3
$[22]$	$200 - 220$	$\rm CW$	8	1100	17.5	1.59
$[27]$	$205 - 230$	CW	8	400	18.4	4.7
This work	$170 - 185$	10%	4	947	160	16.9

Table 1 Summary of frequency doubler based on SBD

methods often exhibit lower efficiency.

To address the issues mentioned above, we will explore various solutions in the future, such as utilizing substrates with high thermal conductivity, employing structures with low thermal resistance, or using diamond substrates.

IV. Conclusion

To increase the output power of the frequency doubler, we use a GaN SBD with high power tolerance. Then, a multi-objective local no-reflection design method based on a three-dimensional electromagnetic structure is proposed. This method enhances the coupling efficiency of input power to the diode and reduces the power reflection of the second harmonic from the diode to the output waveguide. Experimental results demonstrate that the proposed method achieves a maximum output power of 160 mW at an input power of 947 mW, and a maximum efficiency of 16.9% at 175 GHz with a pulse width of 100 μs and a duty cycle of 10%.

Acknowledgements

This work was supported by the National Key Research and Development Program of China (Grant Nos. 2021YFA1401000 and 2018YFB1801503), the National Natural Science Foundation of China (Grant Nos.61931 006, 62131007, U20A20212, 61901093, 61871419, 62101111, and 61921002), the Sichuan Science and Technology Program (Grant No. 2020JDRc0028), the Fundamental Research Funds for the Central Universities (Grant No. ZYGX2020ZB011), and the China Postdoctoral Science Foundation (Grant No. 2021M700706).

References

- A. Arbabian, S. Callender, S. Kang, *et al*., "A 90 GHz hy-[1] brid switching pulsed-transmitter for medical imaging," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 12, pp. 2667–2681, 2010.
- R. Min, X. Wang, J. Zou, *et al*., "Early gesture recognition [2] with reliable accuracy based on high-resolution IoT radar sensors," *IEEE Internet of Things Journal*, vol. 8, no. 20, pp. 15396–15406, 2021.
- L. Chettri and R. Bera, "A comprehensive survey on inter-[3] net of things (IoT) toward 5G wireless systems," *IEEE Internet of Things Journal*, vol. 7, no. 1, pp. 16–32, 2020.
- F. X. Tang, Y. Kawamoto, N. Kato, *et al*., "Future intelli-[4] gent and secure vehicular network toward 6G: Machine-learning approaches," *Proceedings of the IEEE*, vol. 108, no. 2, pp. 292–307, 2020.
- P. H. Siegel, "THz for space: The golden age, " in *Proceed-*[5] *ings of the IEEE MTT-S International Microwave Symposium*, Anaheim, CA, USA, pp. 816–819, 2010.
- [6] K. B. Cooper, R. J. Dengler, N. Llombart, *et al.*, "THz imaging radar for standoff personnel screening," *IEEE Transactions on Terahertz Science and Technology*, vol. 1, no. 1, pp. 169–182, 2011.
- F. Liu, Y. H. Cui, C. Masouros, *et al*., "Integrated sensing and communications: Toward dual-functional wireless networks for 6G and beyond," *IEEE Journal on Selected Areas in Communications*, vol. 40, no. 6, pp. 1728–1767, 2022. [7]
- R. Dahlbäck, V. Drakinskiy, J. Vukusic, *et al*., "A compact [8] 128-element Schottky diode grid frequency doubler generating 0.25 W of output power at 183 GHz," *IEEE Microwave and Wireless Components Letters*, vol. 27, no. 2, pp. 162–164, 2017.
- J. V. Siles, K. B. Cooper, C. Lee, *et al*., "A new generation of [9] room-temperature frequency-multiplied sources with up to 10× higher output power in the 160-GHz-1.6-THz range," *IEEE Transactions on Terahertz Science and Technology*, vol. 8, no. 6, pp. 596–604, 2018.
- Y. Z. Dong, H. J. Liang, S. X. Liang, *et al*., "A meta-struc-[10] ture-based frequency doubler with low input power," *IEEE Electron Device Letters*, vol. 43, no. 11, pp. 1830–1833, 2022.
- [11] M. Meneghini, C. De Santi, I. Abid, *et al.*, "GaN-based power devices: Physics, reliability, and perspectives," *Journal of Applied Physics*, vol. 130, no. 18, article no. 181101, 2021.
- [12] L. Nela, M. Xiao, Y. H. Zhang, *et al.*, "A perspective on multi-channel technology for the next-generation of GaN power devices," *Applied Physics Letters*, vol. 120, no. 19, article no. 190501, 2022.
- Y. Q. Liao, T. Chen, J. Wang, *et al*., "Improved device performance of vertical GaN-on-GaN nanorod Schottky barrier diodes with wet-etching process," *Applied Physics Letters*, vol. 120, no. 12, article no. 122109, 2022. [13]
- A. Dash, A. Sharma, S. K. Jain, *et al*., "Influence of current [14] conduction paths and native defects on gas sensing properties of polar and non-polar GaN," *Journal of Alloys and Compounds*, vol. 898, article no. 162808, 2022.
- [15] K. H. Teo, Y. H. Zhang, N. Chowdhury, et al., "Emerging GaN technologies for power, RF, digital, and quantum computing applications: Recent advances and prospects," *Journal of Applied Physics*, vol. 130, no. 16, article no. 160902, 2021.
- T. J. Flack, B. N. Pushpakaran, and S. B. Bayne, "GaN technology for power electronic applications: A review," *Journal of Electronic Materials*, vol. 45, no. 6, pp. 2673–2682, 2016. [16]
- [17] B. J. Baliga, "Gallium nitride devices for power electronic ap-

plications," *Semiconductor Science and Technology*, vol. 28, no. 7, article no. 074011, 2013.

- [18] S. X. Liang, Y. L. Fang, D. Xing, *et al.*, "GaN planar Schottky barrier diode with cut-off frequency of 902 GHz," *Electronics Letters*, vol. 52, no. 16, pp. 1408–1410, 2016.
- X. B. Song, S. X. Liang, Y. J. Lv, *et al*., "GaN-based fre-[19] quency doubler with pulsed output power over 1 W at 216 GHz," *IEEE Electron Device Letters*, vol. 42, no. 12, pp. 1739–1742, 2021.
- L. S. Zhang, S. X. Liang, Y. J. Lv, *et al*., "High-power 300 [20] GHz solid-state source chain based on GaN doublers," *IEEE Electron Device Letters*, vol. 42, no. 11, pp. 1588–1591, 2021.
- S. X. Liang, X. B. Song, L. S. Zhang, *et al*., "A 177–183 GHz [21] high-power GaN-based frequency doubler with over 200 mW output power," *IEEE Electron Device Letters*, vol. 41, no. 5, pp. 669–672, 2020.
- B. Zhang, D. F. Ji, D. Fang, *et al*., "A novel 220-GHz GaN [22] diode on-chip tripler with high driven power," *IEEE Electron Device Letters*, vol. 40, no. 5, pp. 780–783, 2019.
- [23] J. T. Louhi, A. V. Raisanen, and N. R. Erickson, "Cooled Schottky varactor frequency multipliers at submillimeter wavelengths," *IEEE Transactions on Microwave Theory and Techniques*, vol. 41, no. 4, pp. 565–571, 1993.
- Ş. Karataş and Ş. Altındal, "Analysis of *I-V* characteristics [24] on Au/n-type GaAs Schottky structures in wide temperature range," *Materials Science and Engineering: B*, vol. 122, no. 2, pp. 133–139, 2005.
- J. Q. Deng, Y. T. Yang, Z. M. Zhu, *et al*., "A 140–220-GHz [25] balanced doubler with 8.7%–12.7% efficiency," *IEEE Microwave and Wireless Components Letters*, vol. 28, no. 6, pp. 515–517, 2018.
- J. Q. Deng, Q. J. Lu, Y. T. Yang, *et al*., "A 110–170 GHz [26] spatial power-combined frequency tripler with 5.7%–7.8% efficiency and 0.5 W power handling," *Microwave and Optical Technology Letters*, vol. 60, no. 5, pp. 1079–1085, 2018.
- [27] Y. L. Yang, B. Zhang, Y. W. Wang, et al., "Development of high power 220 GHz frequency triplers based on Schottky diodes," *IEEE Access*, vol. 8, pp. 74401–74412, 2020.
- [28] Z. H. Feng, S. X. Liang, D. Xing, *et al.*, "High-frequency multiplier based on GaN planar Schottky barrier diodes," in *Proceedings of the 2016 IEEE MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications (IMWS-AMP)*, Chengdu, China, pp. 1–3, 2016.
- H. H. Liu, Z. W. Liang, J. Meng, *et al*., "120 GHz frequency-[29] doubler module based on GaN Schottky barrier diode," *Micromachines*, vol. 13, no. 8, article no. 1172, 2022.

Yazhou DONG is currently pursuing the Ph.D. degree in electromagnetic field and microwave technology with the School of Electronic Science and Engineering, University of Electronic Science and Technology of China (UESTC), Chengdu, China. His research interests include terahertz solid-state devices and microwave monolithic integrated circuits. (Email: yzdong@std.uestc.edu.cn)

Tianchi ZHOU is currently pursuing the Ph.D. degree in electromagnetic field and microwave technology with the School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China. His research interest mainly focuses on terahertz direct modulators.

Shixiong LIANG is currently a Senior Engineer with the Hebei Semiconductor Research Institute, Shijiazhuang, China. His research interest mainly focuses on terahertz solid-state devices.

(Email: wialliam@163.com)

Guodong GU is currently an Engineer with the Hebei Semiconductor Research Institute, Shijiazhuang, China. His research interests mainly include terahertz solid-state devices and semiconductor processing technology.

Hongji ZHOU is currently pursuing the Ph.D. degree in electromagnetic field and microwave technology with the School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China. His research interests include terahertz solid-state devices and metamaterials and microwave passive components.

Jianghua YU is pursuing the M.S. degree with University of Electronic Science and Technology of China, Chengdu, China. His research interest focuses on terahertz frequency multiplier devices.

Hailong GUO is pursuing the M.S. degree with University of Electronic Science and Technology of China, Chengdu, China. His research interests include terahertz solid state devices and microwave integrated circuit.

Yaxin ZHANG is a Professor with University of Electronic Science and Technology of China, Chengdu, China. His research interests mainly include terahertz communication system and metamaterials.