Received 14 May 2024; accepted 28 May 2024. Date of publication 4 June 2024; date of current version 12 June 2024. The review of this article was arranged by Associate Editor Zeng Liu. *Digital Object Identifier 10.1109/OJPEL.2024.3409065*

# <span id="page-0-0"></span>**Ripple Reduction of Active Split DC-Link 4-Wire Inverters by Phase-Shifted Multi-Carrier Modulation**

## **EZIO GALLO [1](https://orcid.org/0009-0007-4558-9639) (Graduate Student Member, IEEE), DAVIDE BIADENE [1](https://orcid.org/0000-0002-4016-0426) (Member, IEEE), IGINO TOIGO2, AND TOMMASO CALDOGNETTO [1](https://orcid.org/0000-0002-0994-5305) (Senior Member, IEEE)**

<sup>1</sup>Department of Management and Engineering, University of Padova, 36100 Vicenza, Italy <sup>2</sup>Socomec Sicon S.r.l. Italia, 36033 Vicenza, Italy

CORRESPONDING AUTHORS: EZIO GALLO; TOMMASO CALDOGNETTO (e-mail: [ezio.gallo@phd.unipd.it;](mailto:ezio.gallo@phd.unipd.it) [tommaso.caldognetto@unipd.it\)](mailto:tommaso.caldognetto@unipd.it).

This work was supported in part by the Italian Ministry of University and Research (MUR) under the National Recovery and Resilience Plan (NRRP), Mission 4 Component 2 Investment 1.3 - Call for tender No. 0341 published on 15.03.2022, funded by the European Union NextGenerationEU-Project Title Network 4 Energy Sustainable Transition NEST., under Project PE0000021, Concession Decree No. 1561 of 11.10.2022 by MUR, CUP C93C22005230007, in part by the Italian Ministry of University and Research (MUR) under the National Recovery and Resilience Plan (NRRP), Mission 4, Component 2, Investment 1.1, Call for tender No. 1409 published on 14.09.2022, funded by the European Union NextGenerationEU Project Title RESCOPE4GREEN (P2022W4HFX)-CUP C53D23007290001-Grant Assignment Decree No. 1383 adopted on 01.09.2023, and in part by the Italian Ministry of University and Research (MUR).

**ABSTRACT** This paper considers a multi-carrier modulation in which the phase-shifts between the carriers are adjusted to reduce the rms current flowing into the active split dc-link capacitors of four-wire three-phase inverters when the neutral node is modulated with the third harmonic. Capacitors current reduction is beneficial in terms of volume, losses, and components stresses. Considering the current ripple combination of the phases and neutral currents, the proposed approach reduces the rms current through the split dc-link capacitors compared to a standard single-carrier pulse-width modulation. It is shown that the amount of reduction depends on the modulation index and the ratio between the neutral and the output inductors. Besides, it is not significantly influenced by the unbalancing current, in the considered topology, in which the split dc-link capacitors are aimed to regulate the neutral-point voltage. Guidelines for selecting suitable phase-shifts in practical cases based on the inverter operating point are discussed. The results are demonstrated on an experimental prototype.

**INDEX TERMS** Four-leg inverter, carrier phase-shift, split current reduction.

#### **I. INTRODUCTION**

Four-wire three-phase (4W3 $\Phi$ ) inverters are widely used in grid-tied applications, such as microgrids and photovoltaic systems [\[1\],](#page-7-0) [\[2\],](#page-7-0) [\[3\],](#page-7-0) [\[4\],](#page-7-0) [\[5\],](#page-7-0) [\[6\],](#page-7-0) [\[7\]](#page-7-0) and for electric drives [\[8\],](#page-7-0) [\[9\].](#page-7-0) The typical  $4W3\Phi$  structure is composed of three inverter legs plus a neutral connection provided by the mid-point of the series connection of two capacitor banks, constituting a split dc-link [\[10\].](#page-7-0) The split dc-link is designed to allow the circulation of the neutral current, which typically implies bulky capacitor banks [\[11\].](#page-7-0) To allow better neutral-point regulation and reduce capacitor size, a fourth leg is often used.

Different kinds of four-legs inverters exist [\[12\],](#page-7-0) [\[13\].](#page-8-0) The topology displayed in Fig. 1 is considered in this work, where the neutral connection is created by an active filter made of the two switches  $S_{1N}$ ,  $S_{2N}$  and the second-order filter



**FIGURE 1. Four-wire three-phase inverter (4W3***-***) with active split dc-link.**

 $L_N$ ,  $C_1$ ,  $C_2$ , herein referred to as active split dc-link. At the cost of the additional inductance  $L_N$ , the converter provides a better dc-link voltage exploitation by the use of third-order harmonic injection, and, since most of the unbalancing current

flows through the neutral-leg [\[14\],](#page-8-0) it is effective in supplying unbalanced loads [\[15\],](#page-8-0) [\[16\].](#page-8-0)

Remarkably, the active split dc-link capacitors may constitute the whole dc-link capacitor bank [\[17\],](#page-8-0) [\[18\],](#page-8-0) [\[19\],](#page-8-0) as done with 4W3 $\Phi$  topologies. In this case, the total capacitance value should be enough to stabilize the dc-link voltage. Differently, in the considered structure, the capacitors  $C_1$  and  $C_2$  are used solely to generate the neutral point voltage  $v<sub>O</sub>$ . Besides, by controlling  $v<sub>O</sub>$ , the connection between the midpoint of the dc-link and the common output voltage reduces the effect of the switching frequency noise between the dc-bus voltage terminals and the ground connection [\[15\],](#page-8-0) [\[20\].](#page-8-0) Additionally, compared to the standard  $4W3\Phi$  inverters, the neutral-leg inductance allows to reduce the electromagnetic interference (EMI) [\[15\].](#page-8-0) It is worth remarking that, the said neutral-leg inductance does not correspond with the neutral inductor found in other topologies, like [\[3\],](#page-7-0) [\[11\],](#page-7-0) where the fourth leg is used to control the voltage of the neutral wire.

This paper discusses the compensation of the ripple of the split dc-link current  $i_{SP}$  flowing through the split capacitors  $C_1$ and  $C_2$  by properly phase-shifting the carriers of phase-legs modulators and the neutral-leg modulator.

A lack of literature that directly consider the outline problem in four-leg inverters is reported. Instead, there are several papers addressing similar challenges considering three-leg inverters, which is a closely related problem and sets the motivation and the basis for the further analyses presented herein. Among those papers, [\[21\],](#page-8-0) [\[22\]](#page-8-0) analyze the ripple of the threephase inverter with three or four legs, but the computation of the split dc-link capacitors currents is not addressed. The residual ripple while operating with third-harmonic injection is not considered too. In [\[23\],](#page-8-0) a carrier-based approach is used for a seven-level cascaded half-bridge inverter, where the output current ripple is reduced by applying a phase-shift to a carrier signal, obtaining a lower ripple profile on the total current. In [\[24\],](#page-8-0) the authors apply phase-shifts between the modulation carriers of a three-phase inverter and an input boost converter stage to reduce the inverter's input capacitor current. A similar approach is used in [\[25\]](#page-8-0) to reduce the dc-link ripple in a six-phase inverter for a six-phase electrical machine. In [\[26\],](#page-8-0) a multi-carrier pulse-width modulation (PWM) is used with a 4W3 $\Phi$  inverter with carriers phase-shifted by 180°, but in a different topology with the neutral-leg inductor not directly connected to the center of the split dc-link capacitors, showing the advantages on the common mode voltage and current as compared to the use of a unique carrier. In [\[27\],](#page-8-0) the ripple is reduced by means of interleaved carriers (i.e., phase-delay equal to  $2\pi/n$ , where *n* is the number of legs). A similar result is pursued in [\[28\],](#page-8-0) where a probabilistic approach is proposed to study the neutral current ripple in  $4W3\Phi$  inverters and find the minimum global ripple for the interleaved operation of the three-phases; the same result is found in [\[29\]](#page-8-0) investigating the minimization of the load current ripple with a typical three-phase interleaved dc-dc converter.

Remarkably, these works consider inverters with three halfbridge legs; differently, operation with a fourth half-bridge leg to achieve active split dc-link control is investigated herein. In this case, interleaved carriers modulation is not always the best choice for minimizing the split dc-link current ripple, then a multi-carrier approach is proposed and analyzed in the following to reduce the split dc-link current ripple, without introducing hardware or control modifications.

In the remainder of this paper, Section  $II$  presents the ripple calculation results and discusses practical solutions for rms current reductions; Section [III](#page-5-0) demonstrates the proposal by measurements on an experimental setup, Section [IV](#page-7-0) concludes the paper.

### **II. INVERTER CURRENT RIPPLE**

#### *A. SPLIT DC-LINK RIPPLE MODELING*

Considering the  $4W3\Phi$  topology displayed in Fig. [1,](#page-0-0) the half-bridge legs are modulated to produce symmetrical threephase voltages  $v_{xo}$  at the output terminals  $x = A$ , B, C. Their amplitudes  $V_{xO}^{pk}$  depend on the maximum variation of the dutycycles  $d_x$ , namely, the modulation index  $M_x = d_x^{\text{max}} - d_x^{\text{min}}$ , and the dc-link voltage *vDC*. Assuming a negligible voltage drop across the output filter inductors at the grid frequency  $f_g$ , the three duty-cycles  $d_x$  vary sinusoidally in the interval  $1/2 \pm M_x/2$ , such that

$$
v_{XO}(t) = [2d_X(t) - 1] \frac{v_{DC}}{2} = \frac{m_X(t)}{M_X} V_{XO}^{pk}, \tag{1}
$$

where  $m_x$  is the modulating signal defined as  $m_x = 2d_x - 1$ . The residual current  $i_{RES}$  is the sum of the currents in the three phases. In this topology, capacitors  $C_1$  and  $C_2$  are used for the closed-loop regulation of the split dc-link voltage  $v<sub>O</sub>$ , instead, dc-link voltage stabilization is provided by the capacitor *CIN* [\[30\].](#page-8-0) Additionally, in typical applications, the neutral voltage  $v<sub>O</sub>$  is closed-loop controlled, making it independent from the exhanged current *iRES*.

Consistently, the grid-frequency current component (i.e., unbalanced current at the fundamental grid frequency) mainly flows through *LN*. Neglecting the unbalanced current, *iRES* can be represented as the combination of the three relative ripples. Considering the third-harmonic injection (THI) on the neutral leg, the voltage of the neutral node *O* referred to the negative dc-link terminal in Fig. [1](#page-0-0) (i.e., the voltage on capacitor  $C_2$ ) and the current on the split dc-link capacitors can be written as:

$$
v_O(t) = \frac{v_{DC}}{2} + k_3 M_x \frac{v_{DC}}{2} \sin(3\omega_g t),
$$
 (2)

$$
i_{3g}(t) = \frac{v_O(t) - v_{DC}/2}{2 \cdot 3\omega_g C_N} \sin(3\omega_g t),\tag{3}
$$

where  $k_3$  is the relative magnitude of the third harmonic component (e.g.,  $k_3 = 1/6$  for best dc-bus utilization [\[15\]\)](#page-8-0),  $\omega_g = 2\pi f_g$ , and  $C_N = C_1 = C_2$ . The equivalent circuits in Fig.  $2(a)$  and [\(b\)](#page-2-0) can be drawn for the neutral and the phases, respectively. The voltages across the phases and the neutralleg inductors can be written as:

$$
v_{Lx} = v_x - v_{x0} - v_0, \tag{4}
$$

$$
v_{LN} = v_N - v_O,\t\t(5)
$$

<span id="page-2-0"></span>

**FIGURE 2. Equivalent model for (a) the neutral and (b) the phase circuits.**

with  $v_x$  and  $v_y$  denoting the generated voltages. Considering a symmetric output filter (i.e., equal *L* and *C* for all phases) and the injection of the third-harmonic component, the residual and the neutral-leg inductance currents are:

$$
i_{RES}(t) = \frac{1}{L} \sum_{x} \int_{t-T_g}^{t} v_{Lx}(\tau) d\tau, \tag{6}
$$

$$
i_{LN}(t) = \frac{1}{K_L L} \int_{t-T_g}^{t} v_{LN}(\tau) d\tau,
$$
 (7)

where  $x \in \{A, B, C\}$ , and  $K_L = L_N/L$  is the inductance ratio between the neutral and the output filter inductors. From (6) and (7), the split capacitors current is:

$$
i_{SP}(t) = \frac{1}{L} \int_{t-T_g}^{t} \left( \sum_{x} v_{Lx}(\tau) + \frac{1}{K_L} v_{LN}(\tau) \right) d\tau.
$$
 (8)

Equation (8) shows that, by changing the phase-shifts among the generated voltages, the ripples  $i_{LN}$  and  $i_{RES}$  combine differently, thus modifying the shape of *iSP*.

It is worth noting that, disregarding possible small regulation errors, the current  $i_{SP} = i_{C1} + i_{C2}$  does not depend on the load value, including unbalances, being *v<sup>O</sup>* closed-loop controlled.

#### *B. HARMONIC ANALYSIS OF THE CURRENT RIPPLE*

The rms of the current ripple on the phases and the split capacitors are preliminary analyzed in this section using a first harmonic approximation. The analysis formalizes the problem and motivates the convenience of exploring phase-shifted multi-carrier modulation to reduce the rms of the split dc-link current, which is solved in the subsequent sections by a numerical approach.

Neglecting the low-frequency components, a generic current ripple in a switching period can be expressed by its Fourier series:

$$
i(t) = \sum_{n = -\infty}^{\infty} c_n \exp(j2\pi n f_{sw} t),
$$
 (9)

where  $c_n$  are the complex Fourier coefficients and  $f_{sw}$  is the switching frequency. Restricting at this stage to only the first component at  $f_{sw}$  (i.e,  $n = 1$ ), the current *i* can be approximated by its fundamental component during the switching period:

$$
i^{(1)}(t) = 2|c_1|\cos(2\pi f_{sw}t + \angle c_1). \tag{10}
$$

Considering the currents through the phases and the neutral, the first harmonic Fourier coefficients are functions of the duty cycles of each leg  $d_x$ , with *x* representing the phases and the neutral; it can be shown that:

$$
c_{1x} = \frac{v_{DC}}{2\pi^2 f_{sw} L} (e^{-j2\pi d_x} - 1 + j2\pi d_x).
$$
 (11)

Noticeably, the duty cycles  $d_x$  change along the grid period, and so do the Fourier coefficients in (11). Lets assume grid periods partitioned into *H* switching periods (i.e.,  $f_{sw} \simeq$  $H f<sub>g</sub>$  with suitable integer  $H$ , assumption easily met in practice, typically being  $f_{sw} \gg f_g$  in applications) and the PWM carriers of the inverter legs phase-shifted by an angle  $\varphi_x$ , considering phase *C* as the reference. The amplitude of the first harmonic component of  $i_{SP} = i_{RES} + i_{LN}$  during the *h*-th period  $T_h$  can be written as:

$$
i_{SP}^{(1)}[T_h] = \sum_{x} c_{1x}[T_h] \exp(j\varphi_x) , \qquad (12)
$$

where the notation  $[T_h]$  specifies the considered switching period. The rms of the current can be calculated by the Parseval's theorem, since the considered quantities have finite energy. Under the previously introduced approximation  $f_{sw} \simeq H f_g$ , the integral of the square of the current over a grid period  $T_g$ can be calculated as:

$$
\int_{T_g} i_x^2(t) dt = \frac{1}{H} \sum_{h=1}^{H} \sum_{n=1}^{\infty} |c_{nx}[T_h] \exp(j\varphi_x)|^2.
$$
 (13)

Limiting the second summation to the first index (i.e., to the fundamental harmonic of the ripple), the rms values of the phase currents  $i_x$  can be derived from  $(13)$  as:

$$
i_{x,\text{rms}} = \sqrt{\frac{1}{HT_g} \sum_{h=1}^{H} |c_{1x}[T_h]|^2},
$$
 (14)

where the phase of the PWM carrier does not contribute. Finally, the rms value of the current *i<sub>SP</sub>* can be calculated from (12), obtaining:

$$
i_{SP,\text{rms}} = \sqrt{\frac{1}{HT_1} \sum_{h=1}^{H} \left| \sum_{x} c_{1x} [T_h] \exp(j\varphi_x) \right|^2}, \quad (15)
$$

with *x* including the three phases and the neutral. Remarkably, (15) shows that the angles  $\varphi_x$  of the PWM carriers are involved in determining the computed rms quantity, and can be tailored for reducing the rms value of the split capacitor current.

Based on the considerations above, this paper aims at improving the inverter operation in terms of rms current ripple through the split dc-link capacitors without implementing provisions implying control or hardware modifications, but by showing how to suitably phase-shifting the modulation carriers. This goal is pursued in the following by a numerical analysis to solve the considered *i<sub>SP</sub>* ripple minimization problem, also including a numerical evaluation of the effectiveness of the found solutions with respect to other possible choices.

#### *C. EFFECT OF PHASE-SHIFT MODULATION*

As previously shown in  $(8)$ , the current  $i_{SP}$  is mainly composed of the ripples combinations of *iRES* and *iLN*, thus,

<span id="page-3-0"></span>

**FIGURE 3. Normalized rms ripple currents varying the carriers phase-shifts, considering variations of the neutral carrier (i.e.,**  $\varphi_N$ **), the** carrier of the neutral plus a phase (i.e.,  $\varphi_N$  and  $\varphi_A$ ), and the neutral plus **two phases (i.e.,** *ϕ<sup>N</sup>* **,** *ϕ<sup>A</sup>* **and** *ϕB***). Phase-shifts are referred to phase** *C* **and** equal for all the shifted carriers. Operating condition  $K_L = 1$ ,  $M_x = 0.8$ .

in the following, the third harmonic component  $i_{3g}$  is neglected. A numerical approach considering the sweep of each carrier phase-shift (i.e., neutral  $\varphi_N$  and phases  $\varphi_x$ ) has been implemented to find the phase-shift that corresponds to the optimum rms ripple of  $i_{SP}$  (i.e.,  $i_{SP,\text{rms}}^{(\text{opt})}$ ). Numerical approaches, as done, for example, in [\[31\],](#page-8-0) allow to achieve useful results tackling the challenges of the considered optimization problem. It is worth remarking that, while the motivation and problem formalization of the study is de-scribed in Section [II-B](#page-2-0) focusing of the first harmonic of the ripple, including the other harmonics is crucial for an effective rms current minimization. The extension to higher order harmonics and the pursuit of a closed-form generic solution to the problem involve cumbersome mathematical treatment and more complex solutions, that imply additional complexity in practical applications while giving negligible further advantages in the minimization, as shown in the following in Section II-D. Fixing the inductance ratio and the modulation index, applying the above-mentioned sweep, a hyperplane of points  $\Phi = (\varphi_N, \varphi_A, \varphi_B, \varphi_C)$  is obtained. These coordinates change with  $K_L$  and  $M_x$ , resulting in a different optimal  $\Phi$  changing the operating condition. For example, for  $K_L = 1$ , by performing a sweep for each phase-shift with a step of  $9^\circ$ , the optimum rms current corresponds to  $\Phi =$  $(144, 234, 0, 0)$ ° for  $M_x = 0.8$  and, to  $\Phi = (198, 162, 0, 0)$ ° for  $M_x = 0.6$ . Fig. 3 displays a section of the hyperplane for  $K_L = 1$  and  $M_x = 0.8$ ; here, considering the carrier of the phase *C* as the reference one, the considered carriers are phase-shifted by the same angle (e.g.,  $\varphi_N = \varphi_A = 180^\circ$ ) means 180 <sup>○</sup> phase-shift applied to the neutral and phase *A* carriers with respect to phase *C*) and are compared to the absolute minimum found for  $(144, 234, 0, 0)$ <sup>o</sup> coordinates, named  $i_{SP, \text{rms}}^{\text{(opt)}}$ .

To extend the comparison with the common choice of interleaved carriers (see, e.g., [\[27\]\)](#page-8-0), Fig. [4](#page-4-0) displays the current  $i_{SP}$  for cases 0, N, NP, and the current  $i_{SP}$  resulting by adopting carriers phase-shifted by  $\Phi = (0, 0, 120, -120)$ <sup>°</sup> for the





additional case I3 and  $\Phi = (0, 90, 180, 270)$ ° for the case I4. The comparison is performed in the operating condition  $K_L = 1$  and  $M_x = 0.8$  for the above-cited cases.

In addition, Table 1 reports the resulting rms current reduction, normalized with respect to case 0 (i.e.,  $i_{SP, \text{rms}}/i_{SP, \text{rms}}^{(0)}$ ), for operating conditions  $M_x = 0.8$   $K_L = 1$  and  $M_x = 0.6$  $K_L = 0.5$ . As expected, the interleaved cases I3 and I4 are outperformed by other phase-shift configurations.

In summary, in order to reach the optimal rms current, an independent phase-shift for each digital PWM of the inverter legs is needed. Remarkably, for proper control, this would commonly imply also different sampling instants of the controlled inductor currents for each related analog-to-digital converter (ADC). Fig. [5](#page-4-0) illustrates the issue considering triangular carriers with double sampling [\[32\].](#page-8-0) The situation with no phase-shift for the reference phase *x* and an arbitrary phase-shift  $\varphi$  for phase *y* is considered, highlighting the related sampled inductor currents  $i_x$  and  $i_y$ , respectively. The sampling for phase *x* corresponds to the classical operation not exploiting the carriers phase-shift, with sampling instants, marked by solid dots, corresponding to the average inductor current. Differently, due to the applied arbitrary phase shift  $\varphi$ , the current samples for phase *y*, marked by solid squares, do not correspond to the current average value, which is detrimental for control and requires dedicated solutions (e.g., to resynchronize the sampling processes of the several legs with the modulation), potentially leading to involved microcontroller implementations. Of course, the desirable feature of the no phase-shift case (i.e., case 0) would be maintained by applying phase-shifts multiple of 180◦ for all the other phases (i.e., phase *y* in this example). Then, suboptimal solutions are pursued herein that overcome the additional complication of using different sampling-times for the four legs. Still, in Section II-D (e.g., see Table [2\)](#page-4-0) a comparison with optimal phase shifts is presented to show that only negligible advantages would be obtained in the minimization by using optimal phase shifts, not presenting the aimed feature related to the required sampling time.

#### *D. MODULATION INDEX AND INDUCTANCE RATIO DEPENDENCY*

Limited the phase-shift value at  $0^{\circ}$  and  $180^{\circ}$ , the study continued analyzing the  $K_L$  and  $M_x$  dependency. For the following

<span id="page-4-0"></span>

FIGURE 4. Ripple of  $i_{SP}$  for unitary inductance ratio  $K_L$  (i.e.,  $L_N/L$ ) and modulation index  $M_x = 0.8$  for cases 0, N, NP, I3 (three phases interleaved [\[28\]\)](#page-8-0), I4 (four-phases interleaved), and minimum current coordinates  $\Phi = (144, 234, 0, 0)°$  found by numerical approach.



**FIGURE 5. Sampling scheme of two phases with carriers phase-shifted by 0 ◦ and** *ϕ***. The inductor current samples of phase** *y* **are shifted compared to those of phase** *x* **and do not correspond to the average value of the current through phase** *y***.**

**TABLE 2. Proposed Solution N /NP in Fig. [7](#page-5-0) Compared With the Optimal Phase-Shifts (opt.)**

modulation	inductance ratio $K_L$	$i_{SP,{\rm rms}}/i_{SP,{\rm rms}}^{(0)}$			
index $M_x$		opt.	N/NP	$\% \epsilon_{\rm opt\text{-}N/NP}$	
0.4	0.4	0.076	0.08	$0.4\%$	
	0.7	0.15	0.15	$0\%$	
		0.07	0.09	$2\%$	
0.6	0.4	0.11	0.12	$1\%$	
	0.7	0.12	0.21	9%	
		0.13	0.15	$2\%$	
0.8	0.4	0.18	0.21	$3\%$	
	0.7	0.16	0.22	6%	
		0.18	0.23	5%	

The obtained normalized rms current ripple  $i_{SP,\text{rms}} = i_{SP,\text{rms}}^{(0)}$  is reported at representative values of  $M_x$  and  $K_L$ . Difference  $\% \epsilon_{\text{opt-N/NP}}$  is also reported, showing relatively minor differences among the optimal solution and the proposed one.

sections the phase-shift notation is changed and reported in the Table [1;](#page-3-0) thus, to refer to the split current in one of the cases in Table [1,](#page-3-0) the notation changes consequently (i.e.,  $i_{SP\,rms}$  when the case N is considered is denoted with a superscript).

Fig. [6](#page-5-0) displays the graphs of the normalized rms current  $i_{SP,\text{rms}}$ , for the phase-shifts cases N, NP and N2P for  $K_L$  and  $M<sub>x</sub>$  variation. As can be seen, for these phase-shifts the rms current is always less than the standard case and, dependently from the operative condition, we reach lower rms current for different phase-shifts (e.g., for  $K_L \approx 0.35$  and  $M_x \approx 0.8$  the N case achieves lower current). Noticeably, the minimum rms current occurs for the N or NP case, instead case N2P shows higher rms current and it will be discarded hereinafter.

Fig. [7](#page-5-0) reports the best normalized split ripple rms for each value of  $K_L$  and  $M_x$ . The red curve represents the boundary condition where cases N and NP cause the same current reduction, and it is computed such as the difference between  $i_{SP,\text{rms}}^{(N)}$  and  $i_{SP,\text{rms}}^{(NP)}$  is lower than 0.25%. If the operative point is placed on the left of that boundary condition, choosing case N ensures lower current; otherwise, when it is placed on the right, the favorable case becomes NP.

As reported the Table 2, the current reduction corresponding to the cases N or NP is close to the absolute minimum found by the optimal phase-shifts, with a slight increase in the percentual rms current reduction, measured as:

$$
\epsilon_{\text{opt-N/NP}} = \frac{i_{SP,\text{rms}}^{\text{(opt)}} - i_{SP,\text{rms}}^{\text{(N/NP)}}}{i_{SP,\text{rms}}^{\text{(0)}}} \,, \tag{16}
$$

which is limited below 10% in the considered operating points. Such minor improvements, at the cost of a more complex management of the converter control, sampling, and modulation, limit the convenience of using phase shifts that are not multiple of 180◦, as anticipated in Section [II-C.](#page-2-0)



<span id="page-5-0"></span>

FIGURE 6. Normalized rms current ripple  $i_{SP, \rm rms}/i_{SP, \rm rms}^{(p)}$  as a function of the inductance ratio  $K_L$  (i.e.,  $L_N/L$ ) varying the modulation index  $m_x$  for (a) case N, **(b) case NP, and (c) case N2P, defined in Table [1.](#page-3-0) Phase-shifting the neutral carrier (i.e., N) or the neutral and a phase-carrier (i.e., NP) allows better rms current reduction than phase-shifting a single phase-carrier (i.e., N2P).**



**FIGURE 7.** Normalized rms current  $i_{SP,\mathsf{rms}}/i_{SP,\mathsf{rms}}^{(0)}$  as a function of the **inductance ratio**  $K_L = L_N/L$  and the modulation index  $M_x$ .

#### **III. EXPERIMENTAL VERIFICATION**

In order to verify the carrier phase-shift effectiveness on reducing the capacitor ripple, a flexible power electronic converter (PEC) system with rapid control prototyping [\[33\]](#page-8-0) has been used. Each of these systems is composed by three half-bridges with rated 650 V Gallium Nitride switches with integrated output filters (i.e., *L* and*C*). The digital control consists of B-Board Pro by Imperix that allows easy duty-cycle and phase-shift variations. An external board with the split dc-link capacitors  $C_1$  and  $C_2$  is connected to create the neutral connection *O*, whose voltage will be modulated with the thirdharmonic as shown in Fig. 8. The voltage  $v_0$ , defined in Fig. [1,](#page-0-0) is regulated by a proportional regulator with a resonance at the third harmonic, as often done in inverter control [\[34\].](#page-8-0)

The control for the Imperix boards is generated in the Matlab/Simulink environment and comprehends the controls of the four-legs voltages. Double-rate update digital PWM with triangular carriers are used for every inverter [\[32\],](#page-8-0) allowing a separate variation of their phase-shifts. The electrical parameters of the system are reported in Table 3. Further details on



**FIGURE 8. Experimental setup of the 4W3***-* **inverter with active split dc-link used for testing the proposed multi-carrier modulation. The two electronic power converters [\[33\]](#page-8-0) (PEC) constituting the three phase-legs and the neutral-leg, the external split dc-link capacitors** *C***<sup>1</sup> and** *C***2, and the three-phase load are highlighted.**

**TABLE 3. Experimental Parameters**

<b>Parameter</b>	Value		<b>Parameter</b>	Value	
$v_{DC}$	200			340	uН
$V_{xO}$	80		C	5.7	$\mu$ F
Jg	50	Hz.	$L_N$	340	$\mu$ H
$f_{sw}$	25	kHz	$C_{1,2}$	39	μF
$k_{3}$	$0.15\,$		$R_L$		



**FIGURE 9. Zoomed current waveforms** *iLN* **,** *iRES* **and** *iSP* **in cases 0 and N with balanced load showing the different ripple compensation due to the neutral carrier phase-shift. Symbols as defined in Fig. [1.](#page-0-0)**



**FIGURE 10. Waveforms in case 0 with balanced load. Symbols as defined in Fig. [1.](#page-0-0)**

the used PEC and integrated measurement circuits for control are available in [\[33\].](#page-8-0)

Fig. 9 shows the currents  $i_{LN}$ ,  $i_{RES}$  and  $i_{SP}$  when the cases 0 and N are applied. Although the inductor and residual currents maintain the same value in both cases, their ripple is partially compensated in case N, showing a lower value for *iSP*.

Figs. 10, 11, and 12 report the currents *iLN*, *iRES* and *iSP* and the voltage  $v<sub>O</sub>$  in the cases 0, N and NP with balanced load. In Figs. [13,](#page-7-0) [14,](#page-7-0) and [15,](#page-7-0) the same waveforms are shown during unbalanced operation, specifically, the load phase *C* is decreased by 50% (i.e.,  $R_L^C = R_L/2$ ). As can be seen, the current flowing through  $L_N$  contains the first harmonic component, thus, its envelope and the rms value change substantially from the balanced waveforms; moreover, there is no substantial difference in the current *iSP* between the balance and unbalanced case, as already expected in the previous section. Besides, a 50 Hz component is present in the voltage  $v<sub>O</sub>$  too; this is due to the parasitic components of the neutral circuit (i.e., the on resistances of the switches and the parasitic resistances of *LN*,  $C_1$  and  $C_2$ ) and it can be abated, for example, by including a resonant regulator to the split dc-link voltage control loop.



**FIGURE 11. Waveforms in case N with balanced load. Symbols as defined in Fig. [1.](#page-0-0)**



**FIGURE 12. Waveforms in case NP with balanced load. Symbols as defined in Fig. [1.](#page-0-0)**

Being this a secondary effect, not relevant to the perspective of the study herein reported, it is not further considered.

The current *i<sub>SP</sub>* changes considerably its envelope, thus, its rms value, with the carrier phase-shifts variation. In this case (i.e.,  $K_L = 1$  and  $M_x = 0.8$ ), the minimum ripple occurs for the NP case, with the normalized rms value of 0.25, as expected in the Fig. [7](#page-5-0) with a value of 0.23. The difference

<span id="page-7-0"></span>

**FIGURE 13. Waveforms in case 0 with 50% of phase C unbalance (i.e.,**  $R_L^C = R_L/2$ ). Symbols as defined in Fig. [1.](#page-0-0)



**FIGURE 14. Waveforms in case N with 50% of phase C unbalance (i.e.,**  $R_L^C = R_L/2$ ). Symbols as defined in Fig. [1.](#page-0-0)



**FIGURE 15. Waveforms in case NP with 50% of phase C unbalance (i.e.,**  $R_L^C = R_L/2$ ). Symbols as defined in Fig. [1.](#page-0-0)

from the expectation is explained by the consideration, in the experimental measurements, also of the third-harmonic component, differently from the graphs of Fig. [7,](#page-5-0) where, in order to have a general result, only the ripple is evaluated.

#### **IV. CONCLUSION**

A simple method to reduce the rms current of the split capacitors of a four-leg three-phase inverter is presented in this paper. By phase-shifting one or two carriers with a corresponding multi-carrier modulation, the split capacitor current's ripples can be compensated and the resulting rms

current reduced. It is demonstrated that the optimal carriers' phase-shifts needed to reduce the current ripple on the split dc-link capacitors vary with the operating conditions. It is shown that phase-shift values of  $0°$  or  $180°$  correspond to a local current minima that provide a significant decrease in the ripple current compared to the standard single carrier modulation and also preserve the possibility of using simple double-update modulation. In the considered two-level inverter, the local optimal phase-shift coincides with case N or the NP. This behavior is also demonstrated through experimental measurements, showing the different current ripple combinations and remarking the effectiveness of the multicarrier approach, also in the unbalanced conditions. A map of the optimal phase-shift is discussed giving a fast instrument to choose for the carrier phase-shift that guarantees the lower current in the split capacitors for each operative condition.

#### **ACKNOWLEDGMENT**

This manuscript reflects only the authors views and opinions, neither the European Union nor the European Commission can be considered responsible, for them.

#### **REFERENCES**

- [1] T. Caldognetto, H. Abedini, and P. Mattavelli, "A per-phase power controller for smooth transitions to islanded operation," *IEEE Open J. Power Electron.*, vol. 2, pp. 636–646, 2021.
- [2] P. Acuña, L. Morán, M. Rivera, J. Dixon, and J. Rodriguez, "Improved active power filter performance for renewable power generation systems," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 687–694, Feb. 2014.
- [3] Z. Liu, J. Liu, and J. Li, "Modeling, analysis, and mitigation of load neutral point voltage for three-phase four-leg inverter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 2010–2021, May 2013.
- [4] M. R. Miveh, M. F. Rahmat, A. A. Ghadimi, and M. W. Mustafa, "Control techniques for three-phase four-leg voltage source inverters in autonomous microgrids: A review," *Renewable Sustain. Energy Rev.*, vol. 54, pp. 1592–1610, 2016. [Online]. Available: [https://www.](https://www.sciencedirect.com/science/article/pii/S1364032115011582) [sciencedirect.com/science/article/pii/S1364032115011582](https://www.sciencedirect.com/science/article/pii/S1364032115011582)
- [5] G. H. Kim, C. Hwang, J. H. Jeon, G. S. Byeon, J. B. Ahn, and C. H. Jo, "Characteristic analysis of three-phase four-leg inverter based load unbalance compensator for stand-alone microgrid," in *Proc. IEEE 9th Int. Conf. Power Electron. ECCE Asia*, 2015, pp. 1491–1496.
- [6] Y. Li, D. Vilathgamuwa, and P. C. Loh, "Microgrid power quality enhancement using a three-phase four-wire grid-interfacing compensator," *IEEE Trans. Ind. Appl.*, vol. 41, no. 6, pp. 1707–1719, Nov./Dec. 2005.
- [7] X. Guo, R. He, J. Jian, Z. Lu, X. Sun, and J. M. Guerrero, "Leakage current elimination of four-leg inverter for transformerless three-phase PV systems," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1841–1846, Mar. 2016.
- [8] K. Matsuse, N. Kezuka, and K. Oka, "Characteristics of independent two induction motor drives fed by a four-leg inverter," *IEEE Trans. Ind. Appl.*, vol. 47, no. 5, pp. 2125–2134, Sep./Oct. 2011.
- [9] H. Tang, W. Li, J. Li, H. Gao, Z. Wu, and X. Shen, "Calculation and analysis of the electromagnetic field and temperature field of the PMSM based on fault-tolerant control of four-leg inverters," *IEEE Trans. Energy Convers.*, vol. 35, no. 4, pp. 2141–2151, Dec. 2020.
- [10] P. Verdelho and G. Marques, "Four-wire current-regulated PWM voltage converter," *IEEE Trans. Ind. Electron.*, vol. 45, no. 5, pp. 761–770, Oct. 1998.
- [11] R. Zhang, V. H. Prasad, D. Boroyevich, and F. C. Lee, "Threedimensional space vector modulation for four-leg voltage-source converters," *IEEE Trans. Power Electron.*, vol. 17, no. 3, pp. 314–326, May 2002.
- [12] F. Rojas et al., "An overview of four-leg converters: Topologies, modulations, control and applications," *IEEE Access*, vol. 10, pp. 61277–61325, 2022.
- <span id="page-8-0"></span>[13] J. De Kooning, B. Meersman, T. Vandoorn, B. Renders, and L. Vandevelde, "Comparison of three-phase four-wire converters for distributed generation," in *Proc. 45th Int. Universities Power Eng. Conf.*, 2010, pp. 1–6.
- [14] Q.-C. Zhong, T. Green, J. Liang, and G. Weiss, "H/sup /spl infin// control of the neutral point in 3-phase 4-wire DC-AC converters," in *Proc. IEEE 28th Annu. Conf. Ind. Electron. Soc.*, 2002, pp. 520–525.
- [15] J. Liang, T. C. Green, C. Feng, and G. Weiss, "Increasing voltage utilization in split-link, four-wire inverters," *IEEE Trans. Power Electron.*, vol. 24, no. 6, pp. 1562–1569, Jun. 2009.
- [16] S. Bifaretti, A. Lidozzi, L. Solero, and F. Crescimbini, "Modulation with sinusoidal third-harmonic injection for active split DC-bus four-leg inverters," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6226–6236, Sep. 2016.
- [17] Y. Fu, Y. Huang, H. Bai, X. Lu, K. Zou, and C. Chen, "A high-efficiency SiC three-phase four-wire inverter with virtual resistor control strategy running at V2H mode," in *Proc. IEEE 6th Workshop Wide Bandgap Power Devices Appl.*, 2018, pp. 174–179.
- [18] W. Zhao, X. Ruan, D. Yang, X. Chen, and L. Jia, "Neutral point voltage ripple suppression for a three-phase four-wire inverter with an independently controlled neutral module," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2608–2619, Apr. 2017.
- [19] J. Zhang, R. Yokoyama, and J. She, "Neutral-point voltage control for a three-level DC-AC inverter using equivalent-input-disturbance approach," in *Proc. IEEE 3rd Int. Symp. Power Electron. Distrib. Gener. Syst.*, 2012, pp. 398–402.
- [20] Y. Fu et al., "Imbalanced load regulation based on virtual resistance of a three-phase four-wire inverter for EV vehicle-to-home applications," *IEEE Trans. Transport. Electrific.*, vol. 5, no. 1, pp. 162–173, Mar. 2019.
- [21] A. Viatkin, R. Mandrioli, M. Hammami, M. Ricco, and G. Grandi, "Theoretical analysis of the AC current ripple in three-phase four-leg sinusoidal PWM inverters," in *Proc. IEEE 29th Int. Symp. Ind. Electron.*, 2020, pp. 796–801.
- [22] R. Mandrioli, A. Viatkin, M. Hammami, M. Ricco, and G. Grandi, "Variable switching frequency PWM for three-phase four-wire splitcapacitor inverter performance enhancement," *IEEE Trans. Power Electron.*, vol. 36, no. 12, pp. 13674–13685, Dec. 2021.
- [23] K. Sun, T. Summers, and C. Coates, "Current ripple reduction for cascaded H-bridge converter with phase-shifted carrier PWM," in *Proc. IEEE 4th Southern Power Electron. Conf.*, 2018, pp. 1–6.
- [24] K.-Y. Choi, S.-I. Kim, S.-M. Jung, and R.-Y. Kim, "Generalized switching modification method using carrier shift for DC-link capacitor RMS current reduction in real-time implementation," *IEEE Trans. Ind. Electron.*, vol. 66, no. 8, pp. 5992–6001, Aug. 2019.
- [25] S. M. Kim and T. Kwon, "A method to minimize current ripple of DC link capacitor for 48V inverter integrated starter/generator," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, pp. 3917–3922.
- [26] C.-C. Hou, P.-W. Wang, C.-C. Chen, and C.-W. Chang, "Common mode voltage reduction in four-leg inverter with multicarrier PWM scheme," in *Proc. IEEE 10th Int. Conf. Power Electron. ECCE Asia*, 2019, pp. 3223–3228.
- [27] Y. Liu and J. He, "A simple switching ripples reduction method for split DC capacitor three-phase four-wire grid-tied inverters," in *Proc. IEEE 9th Int. Power Electron. Motion Control Conf.*, 2020, pp. 669–675.
- [28] R. Mandrioli, L. K. Pittala, V. Cirimele, M. Ricco, and G. Grandi, "Probabilistic approach for the study of neutral current ripple in splitcapacitor inverters," in *Proc. IEEE 17th Int. Conf. Compat. Power Electron. Power Eng.*, 2023, pp. 1–6.
- [29] M. Schuck and R. C. N. Pilawa-Podgurski, "Ripple minimization through harmonic elimination in asymmetric interleaved multiphase DC–DC converters," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 7202–7214, Dec. 2015.
- [30] D. Biadene, "Spectrum estimation of input current ripple on a wide class of multilevel grid-tied converters," *IEEE Trans. Power Electron.*, vol. 38, no. 3, pp. 2855–2860, Mar. 2023.
- [31] D. Menzi, V. Marugg, T. Langbauer, and J. W. Kolar, "Optimal common-mode voltage injection for phase-modular three-phase PFC rectifiers minimizing energy buffering requirement," *IEEE Open J. Power Electron.*, vol. 4, pp. 674–686, 2023.
- [32] D. G. Holmes and T. A. Lipo, *Pulse Width Modulation for Power Converters: Principles and Practice*. Hoboken, NJ, USA: Wiley, 2003.
- [33] T. Caldognetto, A. Petucco, A. Lauri, and P. Mattavelli, "A flexible power electronic converter system with rapid control prototyping for research and teaching," *HardwareX*, vol. 14, 2023, Art. no. e00411. [Online]. Available: [https://www.sciencedirect.com/science/article/pii/](https://www.sciencedirect.com/science/article/pii/S2468067223000184) [S2468067223000184](https://www.sciencedirect.com/science/article/pii/S2468067223000184)
- [34] D. Dong, T. Thacker, R. Burgos, F. Wang, and D. Boroyevich, "On zero steady-state error voltage control of single-phase PWM inverters with different load types," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3285–3297, Nov. 2011.



**EZIO GALLO** (Graduate Student Member, IEEE) received the M.S. degree in electronics engineering from the University of Padova, Padova, Italy, in 2020. He is currently working toward the Ph.D. degree in mechatronics and product innovation engineering with the Department of Management and Engineering, University of Padova, Vicenza, Italy. His research focuses on analysis, design, and optimization of dc dc power electronic converter.



**DAVIDE BIADENE** (Member, IEEE) received the M.S. degree in electronic engineering and the Ph.D. degree in information engineering from the University of Padova, Padova, Italy, in 2014 and 2017, respectively. In 2016, he was a Visiting Ph.D. Student with the Power Electronic Systems Laboratory, Department of Information Technology and Electrical Engineering, ETH Zürich, Zürich, Switzerland. From 2017 to 2021, he was a R&D Test Engineer in the automotive business line team with Infineon Technologies Italia. He is currently

a Research Fellow with the Department of Management and Engineering, University of Padova, Vicenza, Italy. His current research interests include dc-dc converters for renewables and energy storage devices.



**IGINO TOIGO** received the M.S. degree in electrical engineering from the University of Padova, Padova, Italy, in 1986. Since 1988, he has been with the Socomec Sicon Group, Vicenza. From 1991 to 2008, he led an R&D Division for the design of medium-power uninterruptible power systems, rectifiers, and power stations for telecom applications. Since 2008, he has been a Senior R&D Engineer with Socomec Sicon. His research interests include high-efficient power conversion topologies, optimization of magnetic design, power conversion for renewable energy resource including energy

> **TOMMASO CALDOGNETTO** (Senior Member, IEEE) received the M.S. (hons.) degree in electronic engineering and the Ph.D. degree in information engineering from the University of Padova, Padova, Italy, in 2012 and 2016, respectively. He is currently an Assistant Professor with the University of Padova. He has authored or coauthored several journal and conference papers on the topic of grid-tied converters control and management of distributed energy resources in intelligent power

storage.



systems (e.g., microgrids). His research focuses on the area of electronics engineering, specifically in power electronics. He is currently a member of the IEEE Power Electronics Society and an Associate Editor for the IEEE OPEN JOURNAL OF POWER ELECTRONICS.

Open Access funding provided by 'Università degli Studi di Padova' within the CRUI CARE Agreement