

## RESEARCH ARTICLE

# Mitigation of Single Event Upset Effects in Nanosheet FET 6T SRAM Cell

MINJI BANG<sup>1</sup>, JONGHYEON HA<sup>1</sup>, (Graduate Student Member, IEEE),  
MINKI SUH<sup>1</sup>, (Graduate Student Member, IEEE), DABOK LEE<sup>1</sup>, MINSANG RYU<sup>1</sup>,  
JIN-WOO HAN<sup>2</sup>, (Senior Member, IEEE), HYUNCHUL SAGONG<sup>3</sup>,  
HOJOON LEE<sup>3</sup>, AND JUNGSIK KIM<sup>1</sup>, (Senior Member, IEEE)

<sup>1</sup>Department of Electrical Engineering, Gyeongsang National University (GNU), Jinju-si 52828, Republic of Korea

<sup>2</sup>Center for Nanotechnology, NASA Ames Research Center, Mountain View, CA 94035, USA

<sup>3</sup>Department of Reliability Technology Research and Development, Korea Automotive Technology Institute (KATECH), Cheonan-si, Chungcheongnam-do 31214, Republic of Korea

Corresponding author: Jungsik Kim (jungsik@gnu.ac.kr)

This work was supported in part by the Electronic Design Automation (EDA) Tool Program of the IC Design Education Center (IDEC), Republic of Korea; in part by the National Research Foundation of Korea (NRF) through the Korean Government (MSIT) under Grant RS-2023-00272892; and in part by the “Leaders in Industry-university Cooperation 3.0” Project through the Ministry of Education and National Research Foundation of Korea.

**ABSTRACT** The effects of single event upset (SEU) by alpha particles and heavy ions on the data flip of a 3 nm technology node gate-all-around (GAA) nanosheet field-effect transistor (NSFET) 6T static random-access memory (SRAM) cell was studied through technology computer-aided design (TCAD) simulations. It was found that the sensitivity to radiation in the “off” pull-down transistor varies depending on the position of the alpha particle and heavy ions in the incident. The most significant radiation-induced increase in electron density occurs at the drain–channel junction. Heavy ion strikes lead to the lowest threshold linear energy transfer ( $LET_{th}$ ) value during the hold operation compared to read and write operations. The partial bottom dielectric isolation (PDI) scheme demonstrates lower radiation sensitivity than the conventional scheme, as the PDI layer acts as a physical barrier preventing charge migration from the substrate to the drain.

**INDEX TERMS** Gate-all-around (GAA), nanosheet field-effect transistor (NSFET), static random-access memory (SRAM), single event upset (SEU), technology computer-aided design (TCAD) simulation.

## I. INTRODUCTION

Complementary metal–oxide–semiconductor (CMOS) technology has been continuously improved to enhance performance while reducing power consumption. This is achieved by reducing feature size, node capacitance, and operating voltage. Advances in CMOS technology have led to high-density static random-access memory (SRAM) by reducing its layout area within the wafer area. Highly integrated SRAM is a component used to create the central processing unit cache memory in PCs and mobile products, enabling high-speed operation.

Vertically stacked silicon gate-all-around (GAA) nanosheet field-effect transistors (NSFETs) are increasingly favored

The associate editor coordinating the review of this manuscript and approving it for publication was Nagarajan Raghavan<sup>1</sup>.

for SRAM. That is because NSFETs offer superior electrostatic channel control in the same footprint compared to fin field-effect transistors (FinFETs), which is ideal for scaling down to sub-5nm technology nodes [1], [2].

In sub-10 nm devices, radiation-induced soft errors are still considered the bottleneck for device reliability issues [3]. The single event upset (SEU) phenomenon caused by radiation can cause transient errors in SRAM.

The primary contributors to SEU are alpha particles and neutrons from cosmic rays. Alpha particles, composed of two protons and two neutrons, are emitted when radioactive isotopes contained in package materials and solder in semiconductors decay at low energies. The resulting alpha particles have energies of 4–9 MeV and lose an average of 3.6 eV per electron-hole pair (EHP) as they pass through silicon [4]. This means that millions of EHPs are created

within the silicon. Neutrons, secondary radiation from the collision of high-energy protons with air molecules, reach the surface [5]. At this time, fast neutrons with energies above 5 MeV can cause soft errors [6], [7].

When high-energy ionized particles strike a sensitive node in an SRAM cell (typically the drain junction of an “off” pull-down transistor), energy is transferred from the ionized particles to the silicon atoms by the Coulomb force between them. The ionized particle passes through the silicon atom along an ion track, creating EHPs. When the ionized particle reaches the depletion region of the pn junction, the generated EHPs temporarily reduce the electric field in the depletion region. The EHPs are separated by the electric field in the depletion region and drift into n- and p-type materials. An electric field is generated along the ion tracks, causing charges to move and generate current, thereby creating a funneling effect. After prompt collection by drift, the remaining carriers move owing to diffusion, which depends on the concentration gradient of the charge carriers. The transport due to diffusion is generally slower than that resulting from drift and lasts until the charge is recombined or collected at the pn junction. The drift current induces a fast initial flip of the cell, whereas the diffusion current affects the recovery process [8]. As the charge is collected, a transient current flows through the struck drain. Restoring transistors (e.g., “on” pull-up transistors) attempt to offset the generated transient current; however, their limited current carrying capacity and conductivity cause the voltage in the drain to drop. This voltage drop can cause an upset phenomenon that can change the logic state of the stuck node (e.g., from “0” to “1” or “1” to “0”) [9].

Soft errors in terrestrial applications lead to transient malfunctions, such as blue screens and reboots, which are typically resolved through device replacement or repair. However, in applications used in space environments with abundant high-energy particles and radiation, immediate response to soft errors is challenging. Furthermore, trivial errors in devices used in life-critical fields, such as autonomous vehicles, can cause catastrophic consequences [5].

Transient faults in SRAM devices caused by bit flips can lead to system failures; thus, ensuring reliability against soft errors is crucial. However, research on soft errors has been limited to FinFETs and nanowire SRAM, with no studies on the SEU phenomenon in NSFET SRAM [10].

Prevention techniques are implemented during the chip design and development stages to mitigate the soft error rates of microchips [8]. Radiation-hardened process technologies are used to minimize the collected charge at sensitive nodes or maximize the critical charge [11]. Previous studies investigated heavy ion-induced SEUs in dual- and triple-well 40 nm CMOS SRAMs using additional well isolation techniques. For low linear energy transfer (LET) particles ( $LET = 8 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ ) by heavy ion exposure, triple-well technology is more vulnerable than dual-well. For high-LET particles ( $LET = 20 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ ), triple-well technology

further improves the radiation immunity of SRAMs through an “SEU reversal mechanism” However, because the SEU reversal mechanism is determined by various factors, such as the depth of the p-well and doping, it has the limitation that triple-well technology cannot completely prevent the upset of memory cells [12]. Therefore, it is essential to study radiation-hardened process technologies that are not dependent on the SEU reversal mechanism. In a previous study, the sensitivity of SEU to  $0.18 \mu\text{m}$  fully depleted (FD) silicon-on-insulator (SOI) and partially depleted (PD) SOI SRAMs with different SOI film thicknesses has been analyzed and compared [13]. It was found that using FD-SOI devices with a smaller SOI thickness (5 nm) at a high  $V_{DD}$  leads to SEU at a high threshold LET ( $LET_{th}$ ). However, the thickness of the SOI affects the radiation immunity of FD-SOI devices. Previously studied radiation-hardened process technologies focused on devices above 40 nm; therefore, the radiation immunity at technology nodes below 5 nm cannot be guaranteed [12], [13].


As the node shrinks from 40 nm planar SRAM to 7 nm FinFET SRAM, the SER caused by radiation particles decreased, while the 5 nm FinFET SRAM has recently shown an increase in SER [3], [14], [15].

Therefore, it is important to study the radiation response and radiation immunity of 3 nm NSFETs, the state-of-the-art process.

In this study, a scheme was developed to increase the radiation immunity of NSFET 6T SRAM cells. To consider the incident randomness of alpha particles and heavy ions in Section III, the electron density variation at different ion strike positions was examined. The operation of an NSFET 6T SRAM cell, which is the most vulnerable to radiation particles at the worst strike position, was analyzed. The SEU immunity of the partial bottom dielectric isolation (PDI) scheme was compared with that of the conventional scheme through the variation of voltage as a function of time. The conclusions of the study are presented in Section IV.

## II. SIMULATION MODELING METHODOLOGY

A 3 nm node NSFET 6T SRAM cell was simulated using Sentaurus technology computer-aided design (TCAD) [16]. The following device physics were applied to validate the accuracy of the simulated model. The high field saturation mobility model characterizes the mobility of carriers that depend on the electric field. The inversion and accumulation layer mobility model was used to accurately predict the change in mobility caused by the interaction of Coulomb impurity scattering, phonon scattering, and surface roughness scattering as the channel length decreases. The Philips unified mobility model describes the bulk mobility of major and minor carriers. In addition to describing the temperature dependence of mobility, the model considers electron–hole scattering, screening of ionized impurities by charge carriers, and clustering of impurities. The Shockley–Read–Hall model with doping dependence, Hurkx band-to-band tunneling model, and Auger recombination model consider



**FIGURE 1.** (a) The diagram and (b) structure of NSFET 6T SRAM cell. (c) 2-D cross-section view (X-Y). (d) 2-D cross-section view (Y-Z).


gate-induced drain leakage. The modified local density approximation model accounts for the quantum confinement by calculating the confined carrier distribution near the semiconductor–insulator interface. The old Slotboom bandgap narrowing model describes the doping-induced bandgap narrowing in highly doped semiconductors. The stress and strain effects are reflected in a deformation potential model. SiGe in PMOS improves hole mobility with compressive stress. Tensile stresses are considered to improve the mobility of electrons by using SiC in NMOS. The model considers the effects on bandgap, effective mass, effective density of state, carrier mobility, and band structure.

**Figs. 1(a)** and **(b)** are schematic diagrams of a 3 nm node NSFET 6T SRAM cell. The supply voltage ( $V_{DD}$ ) provides power to the SRAM cells. The word line voltage ( $V_{WL}$ ) selects a specific row in the memory array. Bit line voltage ( $V_{BL}$ ) and bit line bar voltage ( $V_{BLB}$ ) are the voltages applied to the cells for reading and writing data. The voltage on the CL node ( $V_{CL}$ ) acts as the input voltage to the right inverter. The voltage at the CL node ( $V_{CL}$ ) acts as the input voltage to the right inverter, which operates complementary to  $V_{CH}$ . The NFET/PFET threshold voltages are 0.38 V and  $-0.41$  V, respectively. The geometric parameters were applied depending on previous studies and are listed in **Table 1** [1]. The device dimensions are shown in **Figs. 1(c)** and **(d)**.

The source and drain regions are doped with phosphorus (boron) at  $1 \times 10^{20} \text{ cm}^{-3}$  in the NFET and PFET, respectively. The channel of the NFET and PFET is undoped, with  $1 \times 10^{15} \text{ cm}^{-3}$ . The body doping concentration is  $1 \times 10^{18} \text{ cm}^{-3}$ . The gate metal work functions of the NFET and PFET are 4.51 and 4.76 eV, respectively. **Fig. 2** illustrates the calibration of the  $I_d-V_g$  curve based on previous

**TABLE 1.** Geometrical parameters for NSFET 6T SRAM cell.

Parameter	Description	Values (nm)
FP	Fin pitch	34
CPP	Contacted poly-gate pitch	48
EOT	Equivalent oxide thickness	1.4
$L_g$	Gate length	12
$L_{eff}$	Effective gate length	12
$L_{sp}$	Spacer length	8
$T_{sd}$	Source/drain thickness	8
$T_{hk}$	High-k thickness	2
$T_{sheet}$	Sheet thickness	5
$W_{sheet}$	Sheet width	20



**FIGURE 2.**  $I_d-V_g$  curves for simulation model calibration.


measurement data from a 3nm node NSFET to ensure the accuracy of the simulated NSFET SRAM [1].

Alpha particle and heavy ion radiation models are used to describe the ion strike process. The EHP production rate in the heavy ion radiation model is calculated using LET [17].

The LET measures the energy delivered to the device per unit traverse length, expressed in  $\text{pC}/\mu\text{m}$  or  $\text{MeV}\cdot\text{cm}^2/\text{mg}$ . A charge deposition of  $1 \text{ pC}/\mu\text{m}$  in silicon equates to  $97 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  [18]. Alpha particles are typically expressed in MeV, a unit that represents the kinetic energy of a particle and is considered to have an energy of 1–4 MeV [19]. In contrast, the LET of the heavy ions used in this study ranges from 5–10  $\text{MeV}\cdot\text{cm}^2/\text{mg}$ . The LET above 5  $\text{MeV}\cdot\text{cm}^2/\text{mg}$  assumes cosmic heavy ion strikes [20], [21]. A 10 nm track radius of the Gaussian charge distribution is employed. The particle direction adopts the fin height direction ( $90^\circ$ ), which was identified as the most severe incident angle in a previous study [22].

### III. RESULT AND DISCUSSION

The sensitivities of SEU in the “off” state right pull-down transistor (PDR) of a NSFET 6T SRAM cell to alpha particles with energies = 1 MeV, 3 MeV and heavy ions with LET = 5  $\text{MeV}\cdot\text{cm}^2/\text{mg}$ , 7  $\text{MeV}\cdot\text{cm}^2/\text{mg}$  were investigated;



**FIGURE 3.** Ionized charge distribution during hold operation due to strikes from (a) alpha particles with energy = 1 MeV and (b) heavy ions with LET = 5 MeV·cm<sup>2</sup>/mg at Position A (drain–channel junction region), Position B (drain extension region), and Position C (drain region).


the sensitivities were found to depend on the position of the strike. **Figs. 3(a)** and **(b)** show the strikes at Positions A (drain–channel junction region), B (drain extension region), and C (drain region) during the hold operation at 250 ps. The electron density was extracted from the channel region of the top sheet (height = 15.5 nm) of the “off” PDR of the NSFET.

The curve labeled “w/o radiation” refers to the state before the ion is struck. **Fig. 4(a)** compares the electron density before and after an alpha particle with different energies strikes Positions A, B, and C.

When alpha particle with an energy of 3 MeV strikes at position A, the electron density is 1.24 and 1.14 times higher than at Positions B and C, respectively. In contrast, when an alpha particle with an energy of 1 MeV strikes at position A, the electron density increases by 40.70 times compared to 3 MeV. This is due to the lower kinetic energy of the radiation generally resulting in a higher LET, which results in more EHP generation. However, from **Fig. 4(a)**, we observe that the effect of the assumed energy of the alpha particles struck at Positions A, B, and C on the variation in electron density is negligible.

In **Fig. 4(b)**, when a heavy ion with LET = 7 MeV·cm<sup>2</sup>/mg strikes at Positions A, B, and C, the electron density increases by 1.22, 1.24, and 1.23 times compared to LET = 5 MeV·cm<sup>2</sup>/mg. At Position A, the electron density increases to 2.56 × 10<sup>19</sup> cm<sup>-3</sup> by LET = 5 MeV·cm<sup>2</sup>/mg. For positions B and C, it increases to 2.35 × 10<sup>19</sup> cm<sup>-3</sup> and 2.32 × 10<sup>19</sup> cm<sup>-3</sup>, respectively. This is because Position A is affected by a strong electric field caused by the reverse-biased junction, which reduces the SRH recombination rate. However, the relatively weak electric field at Positions B and C increases the SRH recombination rate, resulting in a lower electron density than at A. Therefore, as the strike position moves from C to A, a channel can be formed for the “off” PDR to switch to “on”, improving SEU sensitivity.



The purpose of this study is to observe the mitigation effect on radiation response in the worst-case scenario. While



**FIGURE 4.** Comparison of electron densities at Positions A, B, and C caused by strikes from (a) alpha particles with energies = 1 MeV, 3 MeV and (b) heavy ions with LET = 5 MeV·cm<sup>2</sup>/mg, 7 MeV·cm<sup>2</sup>/mg at time = 230 ps (w/o radiation) and time = 270 ps (after 20 ps) during hold operation.

experiments were conducted with alpha particles and heavy ions, the subsequent study focused on the radiation response caused by heavy ions.



**Figs. 5(a)** and **(b)** depict the penetration of heavy ions with LET = 5 MeV·cm<sup>2</sup>/mg, 7 MeV·cm<sup>2</sup>/mg into Position A of the “off” state PDR during hold operation at 250 ps. Ion-induced ionization generates EHPs along the ion track. The electric field separates the generated EHPs within the depletion region of the drain–substrate junction. Electrons are rapidly collected by the drain, generating a transient current pulse. This transient current pulse temporarily reduces the threshold voltage of the “off” PDR, forming an inversion layer and a conductive channel between the source and drain. The formation of the conductive channel results in a high drain-to-source current (*I<sub>ds</sub>*). As a result, the drain of the



**FIGURE 5.** SEUs at Position A are caused by heavy ion strikes with (a)  $LET = 5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  and (b)  $LET = 7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  in the PDR of the NSFET 6T SRAM cell during hold operation. The heavy ion strikes occur at 250 ps, and  $V_{DD}$  is kept at 0.7 V after 10 ps.

PDR discharges, causing the  $V_{CH}$  to drop to  $-0.70 \text{ V}$  and  $-0.76 \text{ V}$  when heavy ions with  $LET = 5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  and  $7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  strike, respectively. This explains the discharge of logic 1 ( $= 0.7 \text{ V}$ ) toward the ground (GND) potential. The voltage drop in  $V_{CH}$  supplies the gate of the left pull-up (PUL) through the feedback mechanism of the cross-coupled inverter. As the gate-source voltage ( $V_{gs}$ ) of the PUL increases, the source-drain current ( $I_{sd}$ ) increases, as does the  $V_{CL}$ . As  $V_{CL}$  increases, the  $V_{gs}$  of the PDL decreases below the threshold, turning off simultaneously as the PUL turns on. As  $V_{CL}$  sufficiently rises to pass through the switching threshold voltage of the left inverter, the logic state flips from logic 0 ( $= 0 \text{ V}$ ) to  $0.7 \text{ V}$ .

**Fig. 6(a)** illustrates the impact of heavy ion strike with  $LET = 7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  at 310 ps on an NSFET 6T SRAM cell during a read operation. The initial state of the read



**FIGURE 6.** During the read operation, (a) no SEU occurs at Position A due to heavy ion strikes with  $LET = 7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , and (b) SEU occurs due to heavy ion strikes with  $LET = 10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  in the PDR of the NSFET 6T SRAM cell. The heavy ion strikes occur at 310 ps, and  $V_{DD}$  remains at 0.7 V after 10 ps.


operation was as follows.  $V_{BL}$  and  $V_{BLB}$  were precharged to  $0.7 \text{ V}$ .  $V_{WL}$  rose to  $0.7 \text{ V}$ , turning on the right pass gate (PGR) and the left pass gate (PGL). The PDR was off, and the right pull-up transistor (PUR) was on, maintaining the  $V_{CH}$  at  $0 \text{ V}$ . Conversely, the left pull-down transistor (PDL) was on, and PUL was on, keeping the  $V_{CL}$  at  $0.7 \text{ V}$ , representing the state of the cross-coupled inverter pair. As depicted in **Fig. 6(a)**, the  $V_{CH}$  temporarily dropped to  $-0.74 \text{ V}$  because of the heavy ion strike. However, after 600 ps,  $V_{CH}$  and  $V_{CL}$  recovered to their original logic values. **Fig. 6(b)** shows the occurrence of SEU at 310 ps resulting from the heavy ion strike with  $LET = 10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ . The ion strike caused the drain to collect the ion-induced current, thereby turning the PDR into a conductive channel. This resulted in the discharge of electrons from the BL through the PDR to the GND, causing a voltage drop in the  $V_{CH}$ . When the  $V_{CH}$  dropped to

−0.78 V, the source-to-drain potential of the PUR decreased. The decrease in the  $V_{gs}$  of the PUL and PDL caused the  $V_{CL}$  to increase above the threshold voltage of the left inverter, turning off the PDL. Electrons generated in the substrate by heavy ions with a value of  $LET = 10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  do not recombine sufficiently for the  $V_{CH}$  to recover. Therefore,  $LET_{th}$  in read operation is  $10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ .

$V_{CL}$  drops below the threshold, the channel forms on PUR, causing  $V_{CH}$  to temporarily increase.

However,  $V_{CH}$  and  $V_{CL}$  are switched back to their original logic states of 0 and 1 due to  $V_{BL}$ .


From Figs. 5, 6, and 7, it can be observed that the worst-case scenario is the hold operation. This is because the  $LET_{th}$  of the hold operation is  $5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , which is lower than that of the read and write operations, making it more susceptible to bit flips.



**FIGURE 7.** During the write operation, no SEU occurs at Position A due to heavy ion strikes with (a)  $LET = 7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  and (b)  $LET = 10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  in the off-state PDL of the NSFET 6T SRAM cell. The heavy ion strikes occur at 390 ps, and  $V_{DD}$  maintains a voltage of 0.7 V following 10 ps.

Figs. 7(a) and (b) demonstrate the occurrence of bit flips during the write operation due to radiation strikes. Initially,  $V_{CH}$  and  $V_{CL}$  are set to 0.7 V and 0 V, respectively, which is indicated by BLB at 0.7 V and BL at 0 V.


Heavy ions strike the drain–channel junction, position A of the “off” PDL, at 390 ps. When enough charge is collected to form a channel, the PDL turns on, temporarily decreasing the  $V_{CL}$ , but  $V_{CL}$  is gradually pulled up by  $V_{BLB}$ . When



**FIGURE 8.** The variations in electron current density at (a) conventional (Conv.) scheme NSFET 6T SRAM cells and (b) PDI scheme NSFET 6T SRAM cells are shown at 250 ps, which is the time of heavy ion strike during hold operation, and 50 ps after the strike. (c) The electron density is extracted from the channel of the top sheet (height = 15.5 nm), and (d) the collected charge is observed in both the conventional scheme and PDI scheme when  $LET = 5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ ,  $7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , and  $10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ .

Figs. 8(a) and (b) show a comparison of the electron current density of the 6T SRAM cell under the conventional scheme and PDI scheme with suppressed sub-sheet leakage [1], [23], [24]. The PDI scheme adopts an oxide thickness of 5 nm [25]. In the PDI scheme, after heavy ion with  $LET = 5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  impinged on Position A, the electron current density decreased compared with the conventional scheme. As shown in Fig. 8(c), the peak electron density in the channel of the PDI scheme was  $5.77 \times 10^{17} \text{ cm}^{-3}$ , which was lower than the  $3.00 \times 10^{19} \text{ cm}^{-3}$  observed in the conventional scheme. This decrease is attributed to the PDI scheme, which restricted the electrons generated in the substrate region by preventing the heavy ions from collecting into the drain through drift and diffusion.

Fig. 8(d) shows the collected charge in the drain by the heavy ions with values of  $LET = 5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ ,  $7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , and  $10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  for the conventional and PDI schemes. The collected charge was calculated from the electron current densities between 250 ps and 300 ps.



**FIGURE 9.** The voltage drop induced by heavy ions with (a)  $LET = 5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , (b)  $LET = 7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , and (c)  $LET = 10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  in a PDI scheme NSFET 6T SRAM cell, where  $V_{DD}$  is maintained at 0.7 V after 10 ps, is examined. Here,  $V_{CH\_5}$  denotes the scenario where heavy ion with  $LET = 5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$  impacts the cell. Similarly,  $V_{CH\_7}$  represents the scenario with heavy ion impact of  $LET = 7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , and  $V_{CH\_10}$  corresponds to the case of heavy ion impact with  $LET = 10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ .

For the conventional scheme, the collected charges were 3.07 fC, 4.35 fC, and 6.37 fC for  $LET = 5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ ,  $7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , and  $10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , respectively. The PDI scheme had lower collected charges compared with the conventional scheme: 2.54 fC, 3.71 fC, and 5.60 fC for all struck LET values of  $5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ ,  $7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , and  $10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , respectively. The PDI scheme physically isolated the bottom of the drain from the substrate, minimizing the collected charge.

**Figs. 9(a) and (b)** show the voltage transient response of the PDI scheme SRAM cell for different LET values. For the conventional scheme, the conductive channel is maintained by the collected carriers for a sufficiently long time so that the logic of the  $V_{CH}$  needs time to change from 0.7 V

to 0 V. **Fig. 9(a)** shows that when the LET of heavy ions is  $5 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ , the voltage drop of the  $V_{CH}$  is  $-0.21 \text{ V}$ , which is lower than the conventional scheme. This is because the PDI layer limits the diffusion and induces localized charge collection, as shown in **Fig. 8(d)**. The localized charge collection is mitigated by the restoring transistor, PUR, which quickly recovers to the initial logic state after a radiation strike.

**Fig. 9(b)** shows the flipped SRAM cell when heavy ions are struck with  $LET = 7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ ,  $10 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ . The PDI scheme reduced the collected charge of the generated, decreased the voltage drop, and simultaneously reduced the persistence of the conductive channel, which means that the logic of the  $V_{CH}$  changed from 0.7 V to 0 V faster. Despite the lower voltage drop, the collected charge exceeds the critical charge, preventing the restoring transistor from performing its feedback mechanism. In conclusion, the PDI scheme reduces the amount of collected charge due to its limited sensitive volume but is limited in increasing SEU immunity at high values of LET, so it is essential to understand the mechanism in that range.

#### IV. CONCLUSION

We investigated the radiation response of the NSFET 6T SRAM cell using TCAD simulation. The study found that the radiation response induced by alpha particles is significantly lower than that of heavy ions. The worst strike location was identified as the drain–channel junction, and the hold operation exhibited the highest radiation sensitivity with the lowest  $LET_{th}$  compared to read and write operations. The adoption of the PDI scheme for radiation response mitigation showed that the effect is limited to LET values up to  $7 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ .

#### REFERENCES

- [1] N. Loubet et al., “Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET,” in *Proc. Symp. VLSI Technol.*, Jun. 2017, pp. T230–T231, doi: [10.23919/VLSIT.2017.7998183](https://doi.org/10.23919/VLSIT.2017.7998183).
- [2] G. Bae et al., “3 nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications,” in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2018, pp. 28.7.1–28.7.4, doi: [10.1109/IEDM.2018.8614629](https://doi.org/10.1109/IEDM.2018.8614629).
- [3] B. Narasimham, V. Chaudhary, M. Smith, L. Tsau, D. Ball, and B. Bhuvana, “Scaling trends in the soft error rate of SRAMs from planar to 5-nm FinFET,” in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Monterey, CA, USA, Mar. 2021, pp. 1–5, doi: [10.1109/IRPS46558.2021.9405216](https://doi.org/10.1109/IRPS46558.2021.9405216).
- [4] C.-M. Hsieh, P. C. Murley, and R. R. O’Brien, “Collection of charge from alpha-particle tracks in silicon devices,” *IEEE Trans. Electron Devices*, vol. ED-30, no. 6, pp. 686–693, Jun. 1983, doi: [10.1109/T-ED.1983.21190](https://doi.org/10.1109/T-ED.1983.21190).
- [5] J.-W. Han, M. Meyyappan, and J. Kim, “Single event hard error due to terrestrial radiation,” in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2021, pp. 1–6.
- [6] H. Iwashita, H. Sato, K. Arai, T. Kotanigawa, K. Kino, T. Kamiyama, F. Hiraga, K. Koda, M. Furusaka, and Y. Kiyonagi, “Accelerated tests of soft errors in network systems using a compact accelerator-driven neutron source,” *IEEE Trans. Nucl. Sci.*, vol. 64, no. 1, pp. 689–696, Jan. 2017, doi: [10.1109/TNS.2016.2626005](https://doi.org/10.1109/TNS.2016.2626005).

- [7] A. Eto, M. Hidaka, Y. Okuyama, K. Kimura, and M. Hosono, "Impact of neutron flux on soft errors in MOS memories," in *IEDM Tech. Dig.*, vol. 106, San Francisco, CA, USA, 1998, pp. 367–370, doi: [10.1109/iedm.1998.746376](https://doi.org/10.1109/iedm.1998.746376).
- [8] F. Wang and V. D. Agrawal, "Single event upset: An embedded tutorial," in *Proc. 21st Int. Conf. VLSI Design (VLSID)*, Hyderabad, India, 2008, pp. 429–434, doi: [10.1109/vlsi.2008.28](https://doi.org/10.1109/vlsi.2008.28).
- [9] P. E. Dodd and L. W. Massengill, "Basic mechanisms and modeling of single-event upset in digital microelectronics," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 583–602, Jun. 2003, doi: [10.1109/TNS.2003.813129](https://doi.org/10.1109/TNS.2003.813129).
- [10] A. Elwailly, J. Saltin, M. J. Gadlage, and H. Y. Wong, "Radiation hardness study of  $L_G = 20$  nm FinFET and nanowire SRAM through TCAD simulation," *IEEE Trans. Electron Devices*, vol. 68, no. 5, pp. 2289–2294, May 2021, doi: [10.1109/TED.2021.3067855](https://doi.org/10.1109/TED.2021.3067855).
- [11] Q. Zhou and K. Mohanram, "Gate sizing to radiation harden combinational logic," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 25, no. 1, pp. 155–166, Jan. 2006, doi: [10.1109/TCAD.2005.853696](https://doi.org/10.1109/TCAD.2005.853696).
- [12] I. Chatterjee, B. Narasimham, N. N. Mahatme, B. L. Bhuvu, R. D. Schrimpf, J. K. Wang, B. Bartz, E. Pitta, and M. Buer, "Single-event charge collection and upset in 40-nm dual- and triple-well bulk CMOS SRAMs," *IEEE Trans. Nucl. Sci.*, vol. 58, no. 6, pp. 2761–2767, Dec. 2011, doi: [10.1109/TNS.2011.2172817](https://doi.org/10.1109/TNS.2011.2172817).
- [13] K. Aditya, C. K. Jha, S. Basra, H. S. Jatana, and A. Dixit, "Transient response of 0.18- $\mu$ m SOI MOSFETs and SRAM bit-cells to heavy-ion irradiation for variable SOI film thickness," *IEEE Trans. Electron Devices*, vol. 65, no. 11, pp. 4826–4833, Nov. 2018, doi: [10.1109/TED.2018.2869490](https://doi.org/10.1109/TED.2018.2869490).
- [14] Y. Xiong, A. Feeley, N. J. Pieper, D. R. Ball, B. Narasimham, J. Brockman, N. A. Dodds, S. A. Wender, S.-J. Wen, R. Fung, and B. L. Bhuvu, "Soft error characterization of D-FFs at the 5-nm bulk FinFET technology for the terrestrial environment," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Dallas, TX, USA, Mar. 2022, pp. 7C.3-1–7C.3-7, doi: [10.1109/IRPS48227.2022.9764523](https://doi.org/10.1109/IRPS48227.2022.9764523).
- [15] Y. Xiong, Y. Chiang, N. J. Pieper, D. R. Ball, and B. L. Bhuvu, "Soft error rate predictions for terrestrial neutrons at the 3-nm bulk FinFET technology," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Monterey, CA, USA, Mar. 2023, pp. 1–6, doi: [10.1109/IRPS48203.2023.10117896](https://doi.org/10.1109/IRPS48203.2023.10117896).
- [16] *Sentaurus Device User Guide; Version R-2020.09*, Synop., San Jose, CA, USA, 2021.
- [17] *Sentaurus Device Manual*, Synop., Mountain View, CA, USA, 2021.
- [18] N. Miskov-Zivanov and D. Marculescu, "MARS-S: Modeling and reduction of soft errors in sequential circuits," in *Proc. 8th Int. Symp. Quality Electron. Design (ISQED)*, San Jose, CA, USA, Mar. 2007, pp. 893–898, doi: [10.1109/isqed.2007.100](https://doi.org/10.1109/isqed.2007.100).
- [19] T. Uemura, B. Chung, J. Jo, H. Jiang, Y. Ji, T.-Y. Jeong, R. Ranjan, S. Lee, H. Rhee, S. Pae, E. Lee, J. Choi, S. Ohnishi, and K. Machida, "Backside alpha-irradiation test in flip-chip package in EUV 7 nm FinFET SRAM," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Dallas, TX, USA, Apr. 2020, pp. 1–4, doi: [10.1109/IRPS45951.2020.9129331](https://doi.org/10.1109/IRPS45951.2020.9129331).
- [20] J.-W. Han, J. Kim, D.-I. Moon, J.-S. Lee, and M. Meyyappan, "Soft error in saddle fin based DRAM," *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 494–497, Apr. 2019, doi: [10.1109/LED.2019.2897685](https://doi.org/10.1109/LED.2019.2897685).
- [21] J. Park, J.-W. Han, G. Yoon, D. Go, D. Kim, J. Kim, and J.-S. Lee, "Single-event upset in 3-D charge-trap NAND flash memories," *IEEE Trans. Electron Devices*, vol. 69, no. 11, pp. 6089–6094, Nov. 2022, doi: [10.1109/TED.2022.3207113](https://doi.org/10.1109/TED.2022.3207113).
- [22] J. Kim, J.-S. Lee, J.-W. Han, and M. Meyyappan, "Single-event transient in FinFETs and nanosheet FETs," *IEEE Electron Device Lett.*, vol. 39, no. 12, pp. 1840–1843, Dec. 2018, doi: [10.1109/LED.2018.2877882](https://doi.org/10.1109/LED.2018.2877882).
- [23] J.-S. Yoon, J. Jeong, S. Lee, and R.-H. Baek, "Punch-through-stopper free nanosheet FETs with crescent inner-spacer and isolated source/drain," *IEEE Access*, vol. 7, pp. 38593–38596, 2019, doi: [10.1109/ACCESS.2019.2904944](https://doi.org/10.1109/ACCESS.2019.2904944).
- [24] J. Jeong, J.-S. Yoon, S. Lee, and R.-H. Baek, "Novel trench inner-spacer scheme to eliminate parasitic bottom transistors in silicon nanosheet FETs," *IEEE Trans. Electron Devices*, vol. 70, no. 2, pp. 396–401, Feb. 2023, doi: [10.1109/TED.2022.3231839](https://doi.org/10.1109/TED.2022.3231839).
- [25] J.-S. Yoon, J. Jeong, S. Lee, and R.-H. Baek, "Bottom oxide bulk FinFETs without punch-through-stopper for extending toward 5-nm node," *IEEE Access*, vol. 7, pp. 75762–75767, 2019, doi: [10.1109/ACCESS.2019.2920902](https://doi.org/10.1109/ACCESS.2019.2920902).




**MINJI BANG** received the B.S. degree in electrical engineering from Gyeongsang National University, in 2022, where she is currently pursuing the master's degree in electrical engineering. Her main research interest includes the modeling of logic FET using TCAD simulation.



**JONGHYEON HA** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from Gyeongsang National University, in 2023, where he is currently pursuing the master's degree in electrical engineering. His main research interest includes the modeling of logic FET using TCAD simulation.



**MINKI SUH** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from Gyeongsang National University, in 2022, where he is currently pursuing the master's degree in electrical engineering. His main research interest includes the modeling and reliability of silicon channel FET.




**DABOK LEE** received the B.S. degree in electrical engineering from Gyeongsang National University, in 2023, where he is currently pursuing the master's degree in electrical engineering. His main research interest includes the modeling of next-generation DRAM using TCAD simulation.



**MINSANG RYU** received the B.S. degree in electrical engineering from Gyeongsang National University, in 2023, where he is currently pursuing the master's degree in electrical engineering. His main research interest includes the modeling and reliability of silicon channel FET.





**JIN-WOO HAN** (Senior Member, IEEE) received the Ph.D. degree from the Department of Electrical Engineering, KAIST, in 2010. From February 2010 to May 2022, he was with the Center for Nanotechnology, NASA Ames Research Center, Moffett Field, CA, USA. At NASA, he was leading the Research Team responsible for developing nanoscale vacuum transistors for next generation nanoelectronics, neuromorphic devices, and printed sensors and devices. He has published

more than 140 articles in peer-reviewed journals and given 43 invited talks on his subject areas at national and international conferences and universities. He holds more than 70 registered U.S. patents. He is serving as a Technology Committee Member for the IEEE International Reliability Physics Symposium (IRPS) and the International Vacuum Electronics Conference (IVEC). He was a recipient of the NASA Ames Honor Award, the IEEE Electron Device Society Early Career Award, the IEEE Vacuum Electronics Young Scientist Award, the Outstanding Engineering Achievement Merit Award from Engineers' Council, the IET Mike Sargeant Award from the Institute of Engineering and Technology, the IEEE Nanotechnology Council Early Career Award, and U.S. Presidential Early Career Award for Scientists and Engineers (PECASE) Award. He is also the Chair of the San Francisco-Silicon Valley Chapter of the IEEE Electron Device Society.



**HYUNCHUL SAGONG** was born in Republic of Korea, in 1981. He received the B.S. degree in electrical engineering from Busan National University, Busan, Republic of Korea, in 2008, and the M.S. and Ph.D. degrees in electrical engineering from Pohang University of Science and Technology (POSTECH), Pohang-si, Republic of Korea, in 2013. From 2013 to 2021, he was the Device Reliability Part Leader of the Technology of Q&R Team, Foundry Division, Samsung Electronics Company Ltd., Giheung-gu, Republic of Korea. Since 2021, he has

been with the Reliability and Certification Research Laboratory, Korea Automotive Technology Institute (KATECH), Cheonan-si, Republic of Korea, where he is currently a Principal Researcher. His research interests include the modeling and characterization of automotive devices and semiconductor.



**HOJOON LEE** received the B.S. and Ph.D. degrees in electrical engineering from Pohang University of Science and Technology (POSTECH), Pohang-si, Republic of Korea, in 2011 and 2017, respectively. From 2017 to 2022, he was a Senior Engineer with the SRAM Process Architecture Team, Foundry Division, Samsung Electronics Company Ltd., Hwaseong-si, Republic of Korea. Since 2022, he has been with the Reliability and Certification Research Laboratory, Korea Auto-

motive Technology Institute (KATECH), Cheonan-si, Republic of Korea, where he is currently a Senior Researcher. His research interests include the modeling and characterization of automotive devices and semiconductor.



**JUNGSIK KIM** (Senior member, IEEE) received the Ph.D. degree in IT convergence engineering from Pohang University of Science and Technology, Pohang-si, South Korea, in 2016. He was with SK Hynix for the modeling of 96-stacks VNAND, from February 2016 to March 2018, and Samsung Electronics for compact modeling of 1a-node DRAM, from April 2019 to February 2020. He was a Visiting Scholar with the NASA Ames Research Center for reliability due to the

radiation effect in silicon devices, from April 2018 to March 2019. He is currently an Assistant Professor with the Department of Electrical Engineering, Gyeongsang National University, Jinju-si, South Korea. His research interests include the modeling and reliability of nano-scale devices based on technical computer-aided simulation and measurement.

...