

Received 4 August 2024, accepted 13 August 2024, date of publication 20 August 2024, date of current version 29 August 2024. *Digital Object Identifier 10.1109/ACCESS.2024.3446596*

NESEARCH ARTICLE

BitEA: BitVertex Evolutionary Algorithm to Enhance Performance for Register Allocation

GIZEM SUNGU TERCI^{®[1](https://orcid.org/0000-0002-2824-036X)}, ENES ABDULHALIK¹, ALP ARSLAN BAYRAKCI^{®1}, AND BETUL BOZ^{®[2](https://orcid.org/0000-0001-7819-347X)}

¹Computer Engineering Department, Gebze Technical University, 41400 Kocaeli, Türkiye ²Computer Engineering Department, Marmara University, 34854 İstanbul, Türkiye

Corresponding author: Gizem Sungu Terci (gizemsungu@gtu.edu.tr)

This work was supported by The Scientific and Technological Research Council of Türkiye (TUBITAK) 1002-B Project 124E044.

ABSTRACT Register allocation is important in compiler design to enhance the execution time of programs, as CPU registers operate significantly faster than memory locations. The challenge of optimally assigning program variables to a limited number of CPU registers requires innovative solutions within constrained timeframes, particularly when traditional methods are not applicable due to computational infeasibility on current CPU architectures. This study introduces BitVertex Evolutionary Algorithm (BitEA), a novel approach grounded in bitwise operations and bit-based solutions, designed to accelerate computational performance in register allocation. Our experimental results show that BitEA outperforms the existing methods by a factor of up to 60 across all tested scenarios in the DIMACS benchmarks. Furthermore, in terms of solution quality, BitEA achieves lower chromatic numbers on 9 DIMACS benchmarks compared to its closest contemporaries. This research underscores that BitEA has potential to set a new standard for register allocation through its superior speed and solution quality.

INDEX TERMS Evolutionary optimization, parallel processing, register allocation, graph coloring problem, vertex-weighted graphs, crossover operator, evolutionary algorithms, *k*-coloring, BitVertex representation, bitwise operations.

I. INTRODUCTION

The register allocation problem is a crucial aspect of compiler optimization [\[1\], w](#page-15-0)here the goal is to efficiently assign program variables to a limited number of CPU registers. Since registers are the fastest way for a CPU to access data, optimal allocation is vital for enhancing the program performance. This task presents several challenges, including the limited number of available registers, the need to manage variable lifetimes and overlaps (interference), and dealing with spilling where some variables are stored in slower memory instead of registers. Variable lifetimes refer to the segments of code during which variables are active and need to be stored in registers for rapid access. Interference occurs when the lifetimes of two or more variables overlap,

The associate editor coordinating the [revie](https://orcid.org/0000-0001-8781-7993)w of this manuscript and approving it for publication was Diego Oliva^D.

meaning they are simultaneously active and cannot share the same register without causing errors. Due to these challenges, the problem is NP-complete [\[2\]. St](#page-15-1)rategies like graph coloring [3] [and](#page-15-2) linear scan allocation [4] [are](#page-15-3) employed to navigate these challenges, balancing performance optimization with resource constraints. Despite the complexity, the graph coloring strategy which is NP-hard [\[5\],](#page-15-4) [\[6\], is](#page-15-5) often chosen to model the problem over simpler methods like linear scan allocation because of its ability to efficiently manage the patterns of variable interference and its global perspective on register allocation.

Graph coloring constructs an interference graph where vertices represent variables characterized by weights (lifetimes), and edges indicate that two variables cannot share the same register $[7]$. The goal is to color each vertex (assigning registers) in such a way that no two adjacent vertices (interfering variables) share the same color (register),

while aiming to utilize a specified number *k* of available colors (registers). In scenarios where the available *k* colors are insufficient to color all vertices, some vertices remain uncolored (spilled). This scenario defines the *k*-coloring problem in graph coloring [\[8\]. Th](#page-15-7)e fitness of a given solution is evaluated by $f(k)$, which is calculated as the sum of the weights of uncolored vertices. Achieving an optimal solution requires to minimize this fitness value. This study focuses on solving the register allocation problem by tackling the *k*-coloring problem in weighted-vertex graphs.

Algorithms in the literature strive to assign all vertices in a given set of colors without spilling any vertices due to conflicts [\[9\]. Al](#page-15-8)though these algorithms may achieve optimal solutions for a given graph model, their computational time makes them impractical for applications in CPU architectures to enhance the performance of real-time systems, due to the high complexity of the algorithms. One of the most effective algorithms for solving the register allocation problem, known as the Integrated Crossover-based Evolutionary Algorithm (InCEA) [\[10\], it](#page-15-9)eratively improves a population of candidate solutions over a predefined number of iterations. However, as the size of the problem instance increases, InCEA requires significantly more computational time to complete these iterations, rendering it impractical for register utilization in CPU architectures. In this study, we aim to address this issue by redesigning the evolutionary algorithms using bitwise representation and operations. Our design is named *BitVertex Evolutionary Algorithm (BitEA)* and presents the following contributions to the literature:

- We introduce *BitVertex*, a novel bit-based structure for graph coloring representation. In this approach, each bit represents a vertex, allowing a single integer to encode the coloring of graphs with up to 32 vertices. This compact representation significantly reduces the storage requirements for algorithms and problem instances, enhancing computational efficiency compared to traditional representations that use a separate integer for each vertex.
- We have developed a scalable architecture to extend the BitVertex representation to graphs with more than 32 vertices. This enables the application of our efficient bit-based encoding method to a wider range of problem sizes with minimal complexity increase.
- By adapting the BitVertex representation, we propose *the BitVertex Evolutionary Algorithm (BitEA)*, a novel evolutionary algorithm that employs bitwise logic (OR, AND, XOR, NOT) for its essential algorithmic processes such as recombination and local search strategies. This integration allows for the parallelization of the coloring process, significantly reducing the time complexity of the algorithm. Our experiments show that this approach speeds up computational performance by an average of 25 times across 223 graph benchmarks.
- Furthermore, to enhance solution quality, BitEA incorporates a novel local search strategy within its crossover operations. This approach improves the fitness values of

benchmark instances, outperforming the performance of existing algorithms in the literature.

To detail these contributions, the remainder of this paper is structured as follows. Following the introduction, we provide the related work on solving the register allocation problem, a review of existing heuristic algorithms and their limitations. Section [III](#page-3-0) offers a comprehensive explanation of the preliminaries essential for understanding the basis of our study, setting the groundwork for the subsequent discussions. Section [IV](#page-3-1) details the components of our proposed algorithm highlighting its innovative use of bitwise operations for efficiency improvements. We then present an extensive experimental study in Section [V,](#page-11-0) where the performance of InCEA and our algorithm are compared across various benchmark instances. Finally, Section [VI](#page-15-10) concludes the paper with a discussion of the key findings, the implications of our research, and potential directions for future work in the field of register allocation optimization.

II. RELATED WORK

Numerous algorithms have been proposed in the literature to address the graph coloring model for the register allocation problem. Chaitin's algorithm [\[7\]](#page-15-6) is the first algorithm that introduces register allocation problem on graph coloring and the following studies Briggs's [\[11\]](#page-15-11) and George and Appel's [\[12\]](#page-15-12) algorithms improve its design by changing the spilling heuristic and the coalescing strategy [\[13\],](#page-16-0) respectively. These studies have made significant contributions in optimizing compiler efficiency. However, the deterministic nature of the algorithms, when applied to the diverse and complex nature of real-world programs, sometimes restricts the exploration of the full solution space for spilling. This limitation can lead to suboptimal performance, with potentially missing more efficient allocations on modern architecture with specific hardware features, especially for complex or unusual code structures.

Considering these challenges, approaches such as exact algorithms [\[16\],](#page-16-1) [\[17\],](#page-16-2) [\[18\],](#page-16-3) [\[19\],](#page-16-4) [\[20\], e](#page-16-5)volutionary algorithms[\[10\],](#page-15-9) [\[21\],](#page-16-6) [\[22\],](#page-16-7) [\[23\],](#page-16-8) [\[24\],](#page-16-9) [\[25\], le](#page-16-10)arning methods[\[26\],](#page-16-11) [\[27\],](#page-16-12) [\[28\]](#page-16-13) and other heuristic approaches [\[29\]](#page-16-14) have emerged as promising alternatives due to their adaptability and capacity to explore broader solution spaces by using graph coloring. These methods offer an adaptive approach to register allocation by adjusting strategies based on specific program characteristics and navigating through a range of potential solutions to find optimal or near-optimal allocations.

Exact methods, such as the branch-and-price algorithm [\[18\]](#page-16-3) and Integer Linear Programming (ILP) models presented in [\[19\],](#page-16-4) [\[20\], h](#page-16-5)ave shown effectiveness in solving the weighted vertex coloring problem (WVCP). Specifically, the ILP model proposed in [\[19\], w](#page-16-4)hich casts the WVCP as a maximum weight independent set problem [\[30\], i](#page-16-15)s currently the best-performing exact method. These exact methods are typically limited to efficiently solving problem instances with up to 250 vertices. Despite their ability to ensure optimality,

optimal solutions for instances with fewer than 250 vertices were obtained using the Mixed-Integer Programming (MIP) formulation in [\[19\]](#page-16-4) within 10 hours of computation time using CPLEX solver [\[31\]. T](#page-16-16)he required long computational time makes the benefits of these exact methods controversial for smaller instances. Therefore, heuristic and metaheuristic approaches are necessary not only for larger and more complex instances but also for smaller instances, as they provide a broader exploration of potential solutions within a reasonable amount of computational time.

Evolutionary algorithms are widely studied among the heuristic approaches to solve register allocation problem in the literature such as Hybrid Evolutionary Algorithm (HEA) [\[24\], C](#page-16-9)ost-Oriented Memetic Algorithm (COMA) [\[25\], P](#page-16-10)oolbased Evolutionary Algorithm (PBEA) [\[23\], a](#page-16-8)nd Integrated Crossover Based Evolutionary Algorithm (InCEA) [\[10\]. T](#page-15-9)he evolutionary algorithms HEA, COMA, PBEA, and InCEA use partition-based representation [\[32\]](#page-16-17) for their solution individuals. The algorithms create an initial population with a predefined number of individuals using problem-specific metrics which are detailed in Section [III-B.](#page-3-2) The fitness of each individual in the population is evaluated based on criteria that consider both the coloring constraints and the weights of the vertices, aiming to minimize conflicts and possibly prioritize heavier-weighted vertices which is defined in Section [III-A.](#page-3-3) By selecting two individuals as parents from the population, they apply their crossover operators and local search techniques to produce an offspring as a new solution. The algorithms iterate this process to explore and exploit the solution space $\left[33\right]$ to improve the fitness value in a predefined number of times and they achieve to obtain optimal or near-optimal solutions for most instances of the problem. Among these evolutionary algorithms, InCEA [\[10\]](#page-15-9) stands out by computing the best solutions in terms of fitness values and computational performance on the same graph instances. Its algorithmic contributions have also inspired the algorithms aimed at addressing the bin packing problem [\[34\]](#page-16-19) and the weighted vertex coloring problem [\[35\]](#page-16-20) in the literature. Given its demonstrated efficacy, we consider the InCEA algorithm as a leading evolutionary approach in the literature for this study.

While the literature has succeeded in obtaining high-quality solutions for given graph instances of the problem, a recent challenge has emerged that these methods are not practical for real-time architectures due to their high computational times. In the last few decades, various studies have proposed methods to accelerate the traditional graph coloring problem. These studies have proposed parallelizing genetic algorithms to generate two or more offspring simultaneously using crossover and mutation operators assigned to threads [\[36\].](#page-16-21) Additionally, GPU performance has been utilized to speed up greedy algorithms for the graph coloring problem [\[37\],](#page-16-22) [\[38\],](#page-16-23) [\[39\],](#page-16-24) [\[40\],](#page-16-25) [\[41\],](#page-16-26) [\[42\]. W](#page-16-27)hile GPU-based and parallel methods decrease the computational time of algorithms, the speedup achieved is primarily attributed to the performance

characteristics of the GPU architectures. This limitation exists because these approaches cannot reduce the time complexity of the fundamental operations in the algorithms due to lack of parallelizing algorithmic structures and constraints of GPU architectures and instruction sets. Moreover, GPUs can consume a significant amount of power, especially designed with its high-performance models, to solve the problem instances [\[43\].](#page-16-28)

The recent study about the acceleration of graph coloring problem is called BitColor [\[44\]](#page-16-29) which enhances performance efficiency of the first greedy algorithm to solve graph coloring problem in the literature called *Degree of Saturation (DSATUR)* [\[46\]](#page-16-30) utilizing FPGA [\[45\]](#page-16-31) where energy efficiency is considered. BitColor refines DSATUR algorithm by integrating bitwise operations to adapt it on FPGA architecture. The algorithm assigns colors to the vertices of a graph to ensure no two adjacent vertices have the same color while minimizing the number of colors used. The process begins by initializing a flag array of colors for each vertex and proceeds through three main steps: first, it traverses the neighbors of a vertex to identify which colors have been used, marking these in the flag array. Then, it selects the first available color from this array, defining an available color as one that has not been used by any neighbors of the vertex. Finally, the selected color is assigned to the vertex, and the flag array for each neighbor is updated to indicate this color is no longer available for them, thus preparing for next coloring decisions. This process is repeated for all vertices to achieve an optimal color distribution without conflicts. The study introduces *BitColor* representation to optimize the traversal of color states for each vertex, by encoding the color states as bits. Color assignments and restrictions for vertices are managed through bitwise AND and OR operations. Experimental results show that DSATUR implemented with BitColor on FPGA architecture outperforms traditional flag array representations on CPU architecture, highlighting the efficiency of FPGA utilization.

BitColor employs a vertex-oriented and deterministic strategy for coloring vertices, visiting them one by one in a sequential manner. In contrast, evolutionary algorithms generate an initial population of colorings and iteratively improve these through a blend of recombination and local search strategies to diversify the population and obtain higher quality solutions. Unlike BitColor's vertex-oriented methodology, evolutionary algorithms operate in a color-oriented manner, manipulating colors along with their associated vertices. Therefore, the vertex-specific design of BitColor does not align well with the requirements of evolutionary algorithms proposed for graph coloring problems, including register allocation.

To bridge this gap, we introduce a novel bitwise representation named *BitVertex*, which encodes vertices as bits instead of colors. To develop genetic operators designed for the register allocation problem using bitwise operations in the BitVertex framework, we propose the *BitVertex Evolutionary Algorithm (BitEA)* in this study. BitEA is the

first evolutionary algorithm designed in a bitwise format to accelerate the register allocation problem by reducing time complexity. This methodology can serve as a guide to efficiently accelerate other algorithms for related challenges.

III. PRELIMINARIES

A. PROBLEM DEFINITION

Consider *G*(*V*, *E*,*w*), an undirected vertex-weighted graph where *V* and *E* denote the sets of vertices and edges, respectively and *w* represents the weight values of the vertices. With *n* vertices in *V*, the cardinality of *w*, denoted as $|w|$, is also *n*. The graph can have a maximum of *n*×(*n*−1) $\frac{n-1}{2}$ edges, and the number of edges, |E|, satisfies 0 ≤ |E| ≤ $\frac{n \times (n-1)}{2}$.

Each vertex v in V is associated with a color class C_i , where C_i is one of the disjoint independent sets belonging to the set $C = C_1, C_2, \ldots, C_k$, with $1 \leq k \leq n$.

The coloring of the vertices obeys the following rule: if *u* and ν are adjacent vertices, i.e., there exists an edge (u, v) in E , then *u* and *v* must belong to different color classes [\(1\).](#page-3-4) This constraint is referred to as a *k*-feasible coloring.

$$
\forall v, u \in C_i, (u, v) \notin E, i = 1, 2, ..., k \tag{1}
$$

The fitness function $f(k)$ is defined for a given color class value *k* and aims to assign a color class to each vertex while minimizing the sum of weights of conflicting vertices [\(2\).](#page-3-5)

$$
\text{minimize } f(k) = \sum_{v \in V \setminus \bigcup_{i=1}^k C_i} w(v) \tag{2}
$$

In other words, the objective is to achieve a coloring that minimizes the total weight of conflicting vertices, where a conflicting vertex is one that cannot be assigned to any color class.

B. INTEGRATED CROSSOVER BASED EVOLUTIONARY **ALGORITHM**

Integrated Crossover Based Evolutionary Algorithm [\[10\]](#page-15-9) is designed for solving the vertex-weighted *k*-coloring problem through a hybrid evolutionary approach. The general procedure of the algorithm is built in Algorithm [1.](#page-3-6) The inputs include a graph *G*, population size *p*, the number of color classes *k*, and the desired number of iterations *ItNum*. The primary objective is to discover an individual *S* [∗] with the optimal fitness value. The algorithm initializes a population (*Pop*) of size *p* using the *InitialPopulation()* function. It then enters an evolutionary loop, iterating over *ItNum* cycles. At each iteration, it randomly selects two distinct individuals $(S_x \text{ and } S_y)$ from the current population. The algorithm applies Integrated Crossover (InCX) operation (*CrossoverOperation*) to the selected parents, resulting in a new individual (*S*₀) and a pool of conflicting vertices (*Pool*). If the pool is not empty, the local search technique W-SWAP (*LocalSearch*) is applied to *S*⁰ using the pool to minimize conflicts and improve the solution. The population (*Pop*) is updated by replacing S_x or S_y with S_0 if S_0 represents a better solution than at least one of its parents. The algorithm outputs the individual *S* [∗] with the best fitness value achieved throughout the evolutionary process.

The InCEA evolutionary algorithm encodes vertices as integers, with their corresponding color classes represented as lists of integers. This study aims to improve both the design and the effectiveness of the InCEA algorithm. Originally built with a structure only based on integers, A significant transformation is applied to InCEA algorithm to obtain the bitwise framework, which includes converting list-based computations used in various algorithmic operations into more efficient bitwise calculations. The resulting algorithm is now referred to as *BitVertex Evolutionary Algorithm*.

IV. BitVertex EVOLUTIONARY ALGORITHM

A. GRAPH REPRESENTATION

In the proposed *BitVertex* representation, adjacency information of a graph is compacted into a single integer per vertex, using binary encoding to denote edge presence or absence. This binary representation takes advantage of the fact that modern computers natively store and operate on integers in binary format, allowing for a more space-efficient storage of graphs in memory. The space complexity of this representation is $O(|V|)$, a significant improvement over the $O(|V| + |E|)$ required by an adjacency list and the $O(|V|^2)$ required by an adjacency matrix as illustrated in Fig. [1.](#page-4-0) For each vertex v_i , the binary digits of its corresponding integer directly map to the vertices to which v_i is connected to, with a '1' indicating the presence of an edge and a '0' the absence. For example, the adjacency of vertex v_5 with vertices v_0 , v_2 , and v_6 is encoded as the integer 69, which corresponds to the binary string 1000101. Here, the bit positions 0, 2, and 6 (from right to left) are set to '1', indicating connections to vertices v_0 , v_2 , and v_6 , respectively. This compact representation allows for a substantial reduction in the memory footprint for large graphs while still supporting rapid adjacency queries typical in graph traversal operations.

FIGURE 1. BitVertex representation of the example graph [\[24\].](#page-16-9)

B. SCALABLE COLOR CLASS REPRESENTATION OF BITVERTEX DESIGN FOR LARGE GRAPHS

To effectively manage graphs with more than 32 vertices, we propose a novel representation for color classes within our graph coloring algorithm. Each color class is represented as a sequence of 32-bit integers. The number of integers *m* allocated for each color class is determined by the total count of vertices $|V|$ divided by 32, calculated as Eq. $3a$. This scheme allows each integer to represent a distinct block of 32 vertices, with the first integer corresponding to vertices v_0 through v_{31} , the second to vertices v_{32} through v_{63} , and so on. The precise location of a vertex within these color classes is determined through a two-step computational process. First, the integer index *integerid* that contains the bit representing the vertex is identified by Eq. [3b](#page-4-1) where \gg is the right shift operation, equivalent to dividing *vertexid* by 32. The bit index *bitid* within the target integer is subsequently calculated using Eq. [3c](#page-4-1) with $&$ representing the bitwise AND operation, effectively computing *vertexid* modulo 32.

$$
m = \left\lceil \frac{|V|}{32} \right\rceil,\tag{3a}
$$

$$
integer_{id} = vertex_{id} \gg 5,
$$
 (3b)

$$
bit_{id} = vertex_{id} \& 31.
$$
 (3c)

Through these steps, the representation avoids overflow and scales to handle an arbitrary number of vertices by ensuring each vertex is unambiguously mapped to a specific bit within an integer. This systematized approach is illustrated in Fig. [2.](#page-5-0) For example, consider the vertex *v*45, which belongs to the second block of vertices. The *integerid* for *v*⁴⁵ is calculated as $101101 \gg 5$, which equals 1, indicating that v_{45} is represented in the second integer. The *bitid* is calculated as $45&31 = 101101&01111$, which equals 13, indicating that the 14th bit (considering a zero-based index) of the second integer is set to 1 as shown in Fig. [2.](#page-5-0)

C. INDIVIDUAL REPRESENTATION AND GENERATION

The conventional approach to representing individuals in hybrid evolutionary algorithms for graph coloring problems employs a two-dimensional array to denote color classes, with each class comprising a list of vertices assigned a unique color. Such an array is inherently integer vertex-based, with each vertex identified by an integer within its respective color class. Fig. [3](#page-5-1) illustrates this representation through individuals *S*¹ and *S*2, where *S*¹ is defined by three color classes containing 3, 3, and 4 vertices respectively. Accordingly, *S*¹ requires 10 integers for representation, accounting for 40 bytes of memory allocation.

In contrast, the *BitVertex*-based representation introduces a more compact binary encoding strategy. Here, each color class is encoded as an integer, with the binary bits of the integer signifying the presence ('1') or absence ('0') of each vertex in the color class. This method is demonstrated in Fig. [3](#page-5-1) where individual S_1 is represented by a list of three integers 81, 388, 554, translating to a more economical memory usage of merely 12 bytes. This binary encoding not only reduces space requirements but also aligns with computer architecture efficiencies in handling binary data operations.

In the individual initialization phase of our proposed algorithm, individuals in the population are denoted by S_i , each comprising a set of color classes $\{C_1, C_2, \ldots, C_k\}$. Each class C_i encompasses a subset of non-adjacent vertices, thereby avoiding conflicts and adhering to the algorithm's constraint of *k* color classes. This approach mirrors the population initialization method employed by the InCEA algorithm, ensuring consistency with established methodologies while introducing our novel enhancements.

To facilitate a diverse initial population, we employ a spill degree metric, proposed in [\[24\], t](#page-16-9)o sort the vertices. This metric is calculated via three distinct methods, as defined in equations $(4a)$, $(4b)$, and $(4c)$, with respective application

												BIT ID																		
	$- - - -$		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17										16 15 14 13 12 11						10 9 8			$\overline{7}$	-6	5	4	\mathcal{B}	\mathcal{P}			VERTICES
						Ω		U		U	Ω			0								0		Ω	Ω	Ω	$^{(1)}$		1 0	$0 - 31$
≘		റ				ⁿ	⁰	0	Ω		Ω	Ω	$\mathbf{0}$	Ω	$\mathbf{0}$		Ω	Ω			Ω		Ω		Ω		Ω	Ω	- റ	$32 - 63$
integers	$\overline{2}$ $- - - -$					Ω	Ω	Ω	Ω	Ω	$\overline{0}$		Ω		Ω	Ω		Ω	റ	Ω		Ω	Ω	Ω	Ω	റ	Ω	റ		$64 - 95$
INTEGER c.																														
	. . COLUM																													
	$n-2$ ----												Ω			Ω												0 O		.
	n-1	ⁿ	⁰				ⁿ	⁰	Ω	Ω		Ω	$\overline{\mathbf{0}}$		$\mathbf{0}$	$\mathbf{0}$	$\overline{0}$		$1 \quad 0$		0 0 1		$0\quad 0$		$0\quad 0$		$\mathbf{0}$		$0\quad 0$	$32(n-1) - 32n$

FIGURE 2. Scalable representation of color classes using a set of 32-bit integers. Each integer corresponds to a block of 32 vertices, allowing for the representation of large graphs beyond the limits of a single integer.

FIGURE 3. Comparison of integer vertex and BitVertex individual representations.

to 40%, 40%, and 20% of the individuals, ensuring a heterogeneous set of initial individuals.

Vertices are ranked in descending order of their spill degrees. During the generation of an individual, the algorithm selects the unassigned vertex with the highest spill degree and attempts to assign it to the first available conflict-free color class. If no such class exists, the vertex is placed in a random color class. This procedure is iterated until all vertices are assigned to one of the color classes, resulting in a complete and valid individual representation for the population as given in Algorithm [2.](#page-6-0)

$$
S_Degree_1(v_i) = w(v_i) \times Degree(v_i), \tag{4a}
$$

$$
S_Degree_2(v_i) = w(v_i) \times Degree(v_i)^2, \qquad (4b)
$$

$$
S_Degree_3(v_i) = w(v_i). \tag{4c}
$$

D. BitVertex CROSSOVER OPERATOR

Our crossover operation is inspired by the Integrated Crossover Operator (InCX) used in the InCEA algorithm and InCX is specifically adapted for the BitVertex design through the use of bitwise operations such as AND, OR, XOR and NOT. This adaptation significantly enhances the computational efficiency of the InCX operator by reducing the complexity of key computations involved in the process, as outlined in Table [1.](#page-6-1) Furthermore, this BitVertex-adapted crossover operator introduces improved search mechanisms to produce offspring with lower fitness values. Thus, we have named our new crossover operator the BitVertex Crossover Operator (BitCX).

BitCX operates on two parent individuals, S_1 ${C_0^1, C_1^1, \ldots, C_{k-1}^1}$ and, $S_2 = {C_0^2, C_1^2, \ldots, C_{k-1}^2}$ with a graph *G*, as shown in Algorithm [3.](#page-6-2) Each parent, structured in the BitVertex format, comprises *k* color classes. The crossover process combines color classes from both parents to create offspring. In each combination, one color class is randomly selected from each parent, and the vertices within these classes are combined into the corresponding color class of the offspring using the OR operation. If conflicts arise in the color class of the offspring, the conflict number of each vertex is counted using Operation 3, which has a complexity of $O(|V| \log |V|)$, and the vertex with the maximum conflict number is moved to the pool. This process is iteratively applied until all conflicts are resolved in the color class. After each combination, except the first one, a search back operation is performed. This operation attempts to reintegrate vertices from the pool back into one of the color classes either is conflict-free or is in conflict with only a single vertex which has a lower weight than the vertex currently in the pool. The search back operation is given in more detail in the following subsection. At the end of each combination process, vertices placed in the color classes of the offspring or in the pool are removed from the parents, with a complexity of $O(k)$, to prevent recombination. This iterative process continues until *k* conflict-free color classes are established within the offspring. At the end of the crossover operation, if one or

32n vertices

Algorithm 2 Initial Population Generation

Input: Graph $G(V, E)$, number of color classes k , population size *p* **Output**: Initial population *Population Population* $\leftarrow \emptyset$ **for** *each vertex* $v \in V$ **do** $S_Degree_1(v) \leftarrow w(v) \times Degree(v)$ $S_Degree_2(v) \leftarrow w(v) \times Degree(v)^2$ *S* $Degree_3(v) \leftarrow w(v);$ **end** *L*1 ← vertices sorted by *S_Degree*₁(*v*) *L*2 ← vertices sorted by *S_Degree*₂(*v*) $L3 \leftarrow$ vertices sorted by S *_Degree*₃(*v*) **for** $i = 1$ *to* p **do** *VList* ← $\sqrt{ }$ J l *L*1 if *i* $\leq 0.4p$ *L*2 if $0.4p < i \leq 0.8p$ *L*3 otherwise S_i ← Initialize an empty individual with *k* color classes C_i where $1 \leq i \leq k$ **for** *each vertex v in VList* **do for** *each color class C^j in Sⁱ* **do if** *v can be added to C^j without conflicts* **then** Add *v* to *C^j* **break end end if** *v not added* **then** Assign *v* to a random color class **end end** Add *Sⁱ* to *Population* **end**

TABLE 1. Time complexity comparison: array-based vs. bitwise operations in algorithms.

more vertices remain in conflict with all color classes, they are kept in the pool to be placed to the offspring at the local search operation.

Algorithm 3 BitVertex Crossover Operator **Input**: Graph *G*, number of color classes *k*, 1*st* parent $S_1 = \{C_0^1, C_1^1, \ldots, C_{k-1}^1\}$ in bitwise format, 2nd parent $S_2 = \{C_0^2, C_1^2, \dots, C_{k-1}^2\}$ in bitwise format **Output**: An offspring *S*⁰ = {*C*⁰, *C*₁, , *C*_{*k*−1}} in bitwise format, an updated pool *P* Create an empty pool P as zero: $P \leftarrow 0$ Create a bit set of selected vertices: $V_s \leftarrow 0$ Mark color classes $\in S_1$, S_2 as unselected: $U^1 \leftarrow 0$ and $U^2 \leftarrow 0$ **for** $i \leftarrow 0$ **to** $k - 1$ **do** Set *i*th color class of *S*₀ *C*_{*i*} as zero: $C_i \leftarrow 0$ Select an unselected color class C^1_χ from S_1 Select an unselected color class C_y^2 from S_2 Mark C_x^1 , C_y^2 as selected: $U^1 \leftarrow U^1$ AND 2^x , $U^2 \leftarrow U^2$ AND 2^{*y*} Combine color classes of parents using bitwise: $C_i \leftarrow C_x^1 \text{ OR } C_y^2 \text{ (Operation 1)}$ Mark the vertices as selected: $V_s \leftarrow V_s$ OR C_i **if** $P \neq 0$ **then** $C_i \leftarrow C_i$ OR *P* (Operation 1) $P \leftarrow 0$ **end while** $C_i \neq \text{conflict-free}$ **do** Calculate the maximum conflicting vertex as *vmax* (Operation 3) Throw v_{max} into pool: $P \leftarrow P \text{ OR } 2^{v_{max}}$ Remove v_{max} from the color: $C_i \leftarrow$ C_i XOR 2^v *max* **end if** $i > 1$ **then** *SearchBackOperation* (i, S_0, P, G) **end** Remove the vertices \in *P*| C ^{*i*} from the parents (Operation 2) **end**

E. IMPROVED SEARCH BACK OPERATION

During the crossover operation BitCX, whenever a conflict arises in the i^{th} color class C_i , at the completion of C_i where $1 \le i \le k$, it may result in one or more vertices being relocated to the pool. Under such circumstances, investigating the potential of reallocating any vertex in the pool to a previous color class where no conflicts occur, reduces the overall fitness value of the offspring. Therefore, InCEA [\[10\]](#page-15-9) proposes *Search Back Operation (SB)* to integrate the vertices in the pool to the previous conflict-free color classes before starting the next combination of the crossover operation.

In this study, we introduce *Improved Search Back operation (ISB)* which refines the original SB strategy. Our enhancement involves introducing a new criterion for vertex reallocation. The ISB algorithm is the subpart of BitCX

Algorithm 4 Improved Search Back Technique

Input: Number of color classes currently produced *i*, the offspring $S_0 = \{C_0, \ldots, C_{i-1}\}\$, the pool *Pool*, the graph *G* **Output**: Updated *S*0, *Pool* **foreach** *vertex v^p in Pool* **do** $C_{best} \leftarrow -1$ $v_{best} \leftarrow -1$ *bestWeight* $\leftarrow \infty$ $CF \leftarrow false$ **for** j ← 0 **to** $i - 1$ **do** $conflicts_num[v_p] \leftarrow Operation 3$ for C_i **if** *conflicts* $num = 0$ **then** *Pool* \leftarrow *Pool* XOR 2^{ν_p} $C_j \leftarrow C_j$ OR 2^{ν_p} $CF \leftarrow$ true break **end if** *conflicts_num* = 1 **then** $conflict_weight \leftarrow w(log_2(conflicts[v_p]))$ **if** bestWeight $>$ conflict_weightandw(v_p) $>$ *conflict_weight* **then** $C_{best} \leftarrow C_j$ $v_{best} \leftarrow \log_2(\text{conflicts}[v_p])$ *bestWeight* ← *conflict*_*weight* break **end end end if** $'CF$ *and* C _{*best*} $\neq -1$ **then** *Pool* ← $(Pool XOR 2^vp) OR 2^v best$ $C_{best} \leftarrow (C_{best} \text{ XOR } 2^{\nu_{best}}) \text{ OR } 2^{\nu_p}$ **end end**

operation and it iterates through each vertex v_p in the pool at the end of each color class combination *Cⁱ* . The conflicts between each v_p and each previously produced color class C_i are calculated using Operation 3, detailed in Table [1,](#page-6-1) with a complexity of $O(k \cdot |V| \log |V|)$ for all color classes. After Operation 3, if a vertex v_p encounters more than one conflict across all C_j , it remains in the pool for subsequent combinations. Conversely, if a conflict-free C_i exists for v_p , the vertex is immediately assigned to C_j using OR operation, which has a complexity of *O*(1).

A novel criterion in this study, is applied when exactly one conflict is detected between v_p and a color class C_j . If the conflicting vertex v_{best} in C_j has a lower weight value than v_p , the two vertices are swapped by using bitwise OR and XOR operations, each with a complexity of *O*(1), with v_p being integrated into C_i and v_{best} moving to the pool. This criterion aims at optimizing the allocation of vertices based on their weight, further enhancing the overall fitness value of the offspring. Given the detailed breakdown of the operations and their respective complexities, the overall time

complexity of the BitVertex Crossover Operator (BitCX) is $O(k^2 \cdot |V| \log |V|)$ whereas the InCX operator [\[10\]](#page-15-9) has a time complexity of $O(k \cdot |V|^3)$. This complexity reflects the efficiency of the BitCX algorithm in handling large graphs, utilizing bitwise operations to streamline the manipulation of vertices and color classes.

F. ILLUSTRATION OF BitCX AND ISB OPERATORS

The ISB algorithm, outlined in Algorithm [4,](#page-7-0) represents a significant step forward in the strategic manipulation of vertices during BitCX. By refining the process of addressing conflicts and reallocating vertices through algorithmic methods, ISB contributes to the production of higher-quality offspring, as highlighted in Fig. [6](#page-9-0) and Fig. [7.](#page-10-0)

The process of BitCX is illustrated in Fig. [4.](#page-8-0) The graph in Fig. [1](#page-4-0) and its two parent configurations in Fig. [4](#page-8-0) are represented to demonstrate HEA algorithm [\[24\]. A](#page-16-9)dditionally, three subsequent studies [\[23\],](#page-16-8) [\[25\], in](#page-16-10)cluding the InCEA [\[10\],](#page-15-9) have analyzed the same graph and parents to evaluate the efficacy of their crossover operators as CFPX [\[24\],](#page-16-9) COPX [\[25\],](#page-16-10) PBC [\[23\]](#page-16-8) and InCX [\[10\],](#page-15-9) respectively. To ensure a standardized basis for comparison, we have also applied BitCX to the same input arguments. We higlight the performance enhancements achieved from CFPX [\[24\]](#page-16-9) to BitCX in terms of solution quality and computational efficiency, especially when comparing InCX and BitCX.

In the crossover example illustrated in Fig. [4,](#page-8-0) the operator selects the second color class C_1^1 from the first parent S_1 and the third color class C_2^2 from the second parent S_2 . These classes are combined using the bitwise OR operation to form the first color class C_0 of the offspring S_0 . The connections between the vertices within C_0 are evaluated for each vertex by applying the bitwise AND operation which is detailed in Fig. [5](#page-9-1) and Operation 3 in Table [1.](#page-6-1) For example, vertex v_8 , which is connected to vertices v_0 , v_1 , and v_9 in the graph given in Fig. [1,](#page-4-0) has its edges represented in BitVertex format as 1000000110, equivalent to the decimal number 518. To identify the vertices in C_0 that conflict with v_8 , a bitwise AND operation is performed between *Edges*(*v*8) and *C*0. This operation reveals that all three conflicting vertices are present in C_0 , as indicated by the Conflicts(v_8). The bits set to 1 in Conflicts (v_8) are highlighted, and their count is determined using Brian Kernighan's Algorithm [\[14\]](#page-16-32) as described in Operation 3 in Table [1.](#page-6-1) The time complexity of Operation 3 is $O(|V| \cdot log(|V|))$ [\[14\],](#page-16-32) in contrast to $O(|V|^2)$ for the array-based implementation of the same operation. After calculating the conflicts for all vertices in *C*0, *v*⁸ is identified as having the maximum number of conflicts and is thus moved from C_0 to the pool P using bitwise XOR operation. This conflict resolution process continues until vertices v_7 and v_1 are also transferred to the pool. At the end of the first combination phase, C_0 comprises vertices v_0 , v_2 , and v_9 (represented as 100000101), while the pool contains v_1 , v_7 , and v_8 (0110000010). Before the execution of the second combination, vertices in C_0 and

IEEE Access

FIGURE 4. Illustration of BitCX operation using two parent configurations and a weighted graph [\[24\].](#page-16-9)

the pool are temporarily excluded from color classes of the parents $(C_i^{1,2})$ using the AND NOT(Pool) operation, as detailed in Operation 2 in Table [1.](#page-6-1) The time complexity for Operation 2, when implemented using bitwise operations, is $O(k)$, where k denotes the number of color classes in each parent. In contrast, the array-based implementation of Operation 2 has a time complexity of $O(|V| \cdot k)$.

At the second combination, the first color class from the first parent C_0^1 and the first color class from the second parent C_0^2 are selected and the vertices in these color classes *v*3, *v*⁴ and *v*⁶ are merged in the second color class of the offspring *C*1. Since there are vertices in the pool from the previous combination, v_1 , v_7 and v_8 are also moved to C_1 . Operation 3 is executed on C_1 until v_3 , v_6 and v_8 are thrown to the pool to obtain C_1 as a conflict-free color class.

At the end of the second combination, the search back operation is performed on the vertices that have already been mapped to the pool, v_3 and v_6 to check if they can be placed in C_0 . The vertex v_3 has only one edge with v_1 in C_0 but the weight of v_1 , $w(v_1)$, is higher than $w(v_3)$ so v_1 and v_3 cannot be swapped between C_0 and the pool (see Algorithm [4\)](#page-7-0). Conversely, v_6 does not share edges with any vertices in

FIGURE 5. Example of calculation of the conflicts in the same color using Operation 3 in Table [1.](#page-6-1)

*C*⁰ and is therefore moved to *C*⁰ using bitwise OR and XOR operations, as illustrated in the search back phase in Fig. [4.](#page-8-0) In the final combination, only vertex $v₅$ remains unassigned in the parents. This vertex is merged with v_3 and v_8 into the third color class of the offspring, C_2 . Since C_2 is already conflict-free and the pool is empty, the crossover operation is terminated for this example.

FIGURE 6. The Example graph with some edge and vertex weight changes.

In the case illustrated by Fig. [4,](#page-8-0) the new criterion introduced by the ISB algorithm is not applicable, as the scenario doesn't align with its prerequisites. Furthermore, the conclusion of the crossover operation yields a conflict-free solution so the local search strategy with bitwise operations couldn't be shown. Therefore, we present another example to demonstrate the efficiency of the ISB algorithm and the local search operation. To facilitate this, some modifications are made to the graph shown in Fig. [1,](#page-4-0) resulting in a new graph illustrated in Fig. [6.](#page-9-0) In the new graph, the weight values of vertices v_0 , v_1 , and v_8 have been updated to 3, 2, and 4, respectively. Regarding the edges, the connection between vertices v_1 and v_3 has been removed, while two new edges have been added: one connecting v_2 with v_0 , and another connecting v_2 with v_1 . Considering the graph in Fig. [6,](#page-9-0) the

same parent configurations as in Fig. [4](#page-8-0) are used and BitCX, ISB and the local search operations are executed on the parents and illustrated in Fig. [7.](#page-10-0)

To form the first color class C_0 of the offspring, the first color class from the first parent C_0^1 , and the third color class from the second parent, C_2^2 are selected randomly. The vertices from these color classes v_0 , v_1 , v_4 , v_6 , and v_9 are combined in *C*⁰ using OR operation. Due to conflicts within C_0 , vertices v_4 and v_1 are moved to the pool, leaving v_0 , v_6 , and v_9 in C_0 .

For the next step, the second color classes from both parents, C_1^1 and C_1^2 are merged, along with v_1 and v_4 from the pool, to create the second color class, C_1 . This process results in v_2 and v_1 being moved to the pool due to conflicts, prompting the start of the ISB algorithm.

The ISB algorithm, illustrated in the red phase in Fig. [7,](#page-10-0) skips v_1 (already in the pool from the first combination) and focuses on v_2 . Using the bitwise operation of Operation 3 in Table [1,](#page-6-1) it detects a single conflict between v_0 and v_2 . Given that v_2 has a higher weight [\(4\)](#page-5-2) than v_0 [\(3\),](#page-4-1) as shown in Fig. [6,](#page-9-0) the vertices are swapped between the pool and *C*0. Therefore, *v*² is removed from the pool by XOR operation and added to *C*⁰ using OR operation. The converse procedure is applied on v_0 and the designs of these bitwise operations are drawn in Fig. [7.](#page-10-0)

In the final combination, only v_3 remains unassigned in the parents. It is combined with v_0 and v_1 from the pool into the last color class, C_2 , of the offspring. v_0 is moved back to the pool due to conflicts with v_1 and v_3 . The ISB operation searches C_0 and C_1 for a place for v_0 . Since v_0 was previously removed from C_0 , it checks C_1 . A conflict between v_0 and v_5 prompts a swap because v_5 has the lowest weight [\(1\).](#page-3-4) Thus, at the end of the crossover, $v₅$ ends up in the pool, and the local search operation is applied to the offspring.

To compare the performance of the InCX and BitCX operators based on fitness values, we applied both operators to the same parent combinations, as shown in Fig. [7,](#page-10-0) to generate offspring. The offspring produced using the InCX operator is shown in Fig. [8.](#page-11-1) The InCX operator results in a solution where vertex v_1 remains in the pool, leading to the fitness value equal to $w(v_1)$, which is 2. Conversely, the BitCX operator yields an offspring with the fitness value

IEEE Access

FIGURE 7. BitCX applies on the same parent configurations considering the new graph in Fig. [6.](#page-9-0)

of 1, as it leaves vertex v_5 in the pool. For a fair comparison between the two operators, the solution obtained with BitCX is also presented in an array format in Fig. [8.](#page-11-1) This analysis demonstrates that the ISB operator effectively reduces the fitness value of the solution under identical test conditions.

FIGURE 8. The solutions obtained after InCX and BitCX operators using the graph in Fig. [6.](#page-9-0)

G. LOCAL SEARCH OPERATION

The local search mechanism in this study mimics the W-SWAP proposed in the InCEA algorithm [\[10\], in](#page-15-9)troducing a method based on bitwise operations named the *Bit-SWAP*. This strategy is activated when one or more vertices remain in the pool following the BitCX phase. Vertices within the pool are sorted by their weights in descending order to ideally position the vertex with the highest weight value first in a color class in S_0 . For each vertex v_p in the pool, the Bit-SWAP calculates the sum of weights of any conflicting vertices across all *k* classes within *S*0, aiming for the lowest sum. If the lowest sum is smaller than the weight of v_p , then a swap is initiated, where the conflicting vertices are relocated to the pool, and v_p is inserted into the color class utilizing bitwise OR and XOR operations as also defined in the ISB operator. In the scenario where no suitable color class is found for the swap, *v^p* is taken out of the *Pool* and added to a list, denoted as *Uncolored*, which stores vertices that couldn't be colored for S_0 . The local search proceeds by processing each vertex in the *Pool* until the *Pool* becomes empty. All vertices in *Uncolored* list are used for calculating the fitness of the offspring, which is explained in the next section. Eventually, the vertices in *Uncolored* are randomly assigned to color classes, concluding the process.

Fig. [9](#page-12-0) demonstrates the performance of Bit-SWAP on the offspring, denoted *S*0, and the pool, both of which are the outcomes of the BitCX operation shown in Fig. [7.](#page-10-0) The pool contains a single vertex, v_5 whose conflicts with the color classes are calculated. Upon examination of each color class within the offspring, C_2 is identified as having no conflicts with vertex v_5 . Consequently, v_5 is integrated into C_2 through OR operation and concurrently removed from the pool with XOR operation.

After the sequence of BitCX, ISB, and Bit-SWAP operations, BitEA is completed and a feasible solution in which all vertices are successfully colored, is identified. The result of BitEA is also shown in an array-based format in Fig. [10](#page-12-1) to observe the performance comparison with InCEA solution.

While BitEA achieves the optimal solution, InCEA is not successful to color all vertices within three color classes under the same experimental conditions. These findings underscore the effectiveness of integrating the ISB operator with local search strategies to enhance result quality.

H. FITNESS FUNCTION AND POPULATION UPDATE

As we formulized the fitness function of the problem in Eq. [2](#page-3-5) as the objective of the problem, the fitness value of a solution for a given graph is calculated by summing the weights of vertices which are assigned to *Uncolored* list. The optimal solution of a graph using *k* color classes is described with a fitness value of 0, which means that all vertices are successfully colored.

For our example graph, the fitness function computes the solution of InCEA which is depicted in Fig. [10](#page-12-1) and obtains the fitness value $w(v_1) = 2$ since vertex v_1 belongs to *Uncolored* list. Conversely, BitEA successfully assigns all vertices to one of $k = 3$ color classes, achieving an optimal fitness value of 0.

When the fitness value of the offspring outperforms that of either or both parents, the algorithm selects the parent with the highest fitness value. This selected parent is then replaced by the offspring, adhering to the replacement strategy of BitEA.

V. EXPERIMENTAL STUDY

In this study, we conducted a comprehensive experimental analysis to compare the performance of InCEA [\[10\]](#page-15-9) and our algorithm BitEA. The results demonstrate the effectiveness of the BitVertex representation and bitwise operations in BitEA in terms of computational time, as well as the ISB operator's impact on solution quality.

A. EXPERIMENTAL SETUP

The algorithms are evaluated using 150 InCEA benchmarks introduced in [\[10\]](#page-15-9) and 73 DIMACS benchmarks. Both algorithms are implemented in $C¹$ $C¹$ $C¹$ and compiled using gcc on a computer equipped with a 3.3 GHz Intel Xeon 2670 V2 CPU and 64 GB of RAM.

The InCEA benchmarks are publicly available. $²$ $²$ $²$ These</sup> benchmarks are named as ''INCEA*n*.α.*x*.col'', where *n* represents the number of vertices, α denotes the edge density as a percentage, and *x* signifies the *x th* graph generated with the same parameters, with $1 \le x \le 5$. The benchmarks were created across five distinct values of n and six values of α , each replicated five times, resulting in a total of 150 unique benchmarks. Additionally, weight values were assigned to each vertex within these benchmarks by the γ parameter. The specific values for these parameters are detailed in Table [2.](#page-12-2)

The experimental setup in this study involves 73 instances from the DIMACS benchmark suite, categorized into five different types based on their origin and characteristics.

¹InCEA: https://gitlab.com/gizemsungu/incea, BitEA: https://github. com/ic-cad/BitEA

²Benchmark instances: https://gitlab.com/gizemsungu/incea

FIGURE 9. Performance of Bit-SWAP technique on the offspring after the BitCX operation in Fig. [7](#page-10-0) using the graph in Fig. [6.](#page-9-0)

Graphs related to the register allocation problem are denoted as 'Rn_ α *g*{*b*}.col', where α represents the edge density of the graph, and the suffix 'g' or 'gb' indicates a range of vertex weights with 'g' for weights of $\gamma = [1..5]$ and 'gb' for $\gamma = [1..20]$. GEOM graphs, which are geometric in nature, are designated as 'GEOM*n*{*a*, *b*}.col', with 'a' and 'b' signifying the edge density percentage. The queen graphs, originating from the $n \times n$ chessboard problem, are labeled as 'queen*n*_*n*.col'. The DSJC graphs, used in the study of simulated annealing techniques, are named 'DSJC*n*_α*g*{*b*}.col'. Lastly, the myciel graphs, derived from the Mycielski transformation, are identified as 'myciel{5, 6, 7}*g*{*b*}.col'.

B. EXPERIMENTAL RESULTS

1) PERFORMANCE EVALUATION OF BitEA AND InCEA VARYING ON TIME

The experimental analysis of BitEA and InCEA, as presented in Fig. [11,](#page-15-13) investigates the convergence performance across

six different DIMACS benchmark graphs. The aim of this test is to determine the time and number of iterations required for both algorithms to stabilize in terms of the fitness value of their proposed solutions. The graphs tested include R100 with various edge density ranges (1gb, 5gb, 9gb), a geometric graph GEOM120a, and queen graphs with 100 vertices (queen10_10g and queen10_10gb). The performance of the algorithms are measured in terms of percentage improvement from the best fitness of the individual in the initial population over time. An improvement in performance corresponds to a decrease in the fitness value. Therefore, the trajectories in the plots are descending, indicating better performance as the fitness value decreases. The algorithms are run for 100 seconds for each graph, with the maximum number of seconds varying for each plot. The trajectories are drawn for both algorithms until InCEA reached its best fitness for the related graph. The performance trajectories demonstrate that BitEA reaches a plateau quickly, indicating early convergence, while InCEA shows a more gradual improvement towards the fitness value. For the R100_1gb graph, BitEA shows a rapid fitness improvement, plateauing beyond approximately 1.5 seconds, whereas InCEA reaches the same improvement level around 8 seconds. For the R100_5gb and R100_9gb graphs, a similar trend is observed: BitEA quickly stabilizes, while InCEA takes longer to converge but continues to improve gradually over time. In the case of the GEOM120a graph, both algorithms show a rapid initial improvement, but BitEA reaches a plateau faster than InCEA. InCEA continues to improve over a longer period before stabilizing. For the queen10_10g and queen10_10gb graphs, BitEA again exhibits early convergence, while InCEA takes more time to reach its best fitness value. Overall, the comparative analysis reveals that BitEA generally converges faster than InCEA across different types of graphs. This early convergence indicates that BitEA can quickly provide high-quality solutions, making it particularly effective for scenarios requiring rapid optimization. Moreover, BitEA reaches its best solutions for most of the related graphs before

10000 iterations. These findings determine that setting the iteration number to 10000 in subsequent experimental studies ensures both efficiency and effectiveness in reaching optimal solutions with BitEA.

2) PERFORMANCE COMPARISON TESTS ON InCEA BENCHMARKS

Table [3](#page-13-0) and Table [4](#page-13-1) present a comparative analysis of InCEA and BitEA, examining their performance across a range of graph sizes, represented by the number of vertices (*n*), and two distinct density metrics: edge density (α) and color class density (β) , respectively. The evaluation metrics include the fitness values, the number of uncolored vertices (denoted as # of U. Vertices), the execution time in seconds (Time(s)) and the resulting speedup of BitEA over InCEA.

TABLE 3. Comparative performance analysis of InCEA and BitEA across different graph sizes n and edge densities α .

Table [3](#page-13-0) considers the graphs have sizes (number of vertices, *n*) ranging from 100 to 500, with the edge density (α) varying from 10% to 90%. The performance data for each entry is the mean of 125 runs, which encompasses five different color class density values (β) across five unique graphs, with each graph configuration being executed five times. Similarly, Table [4](#page-13-1) examines graphs varying in size from 100 to 500 vertices, but focuses on variations in color class densities (β) from 0.04 to 0.2. This setup aims to evaluate the efficiency and effectiveness of the algorithms in assigning colors from a predefined set to the graph vertices. The number of colors in this set is determined by the formula $n \times \beta$. A higher β indicates more available colors, potentially making the coloring problem less constrained. Each row in Table [4](#page-13-1) represents the average outcome of 150 runs which across six different edge densities (α) , where for each edge

TABLE 4. Comparison of the algorithms with respect to fitness values and number of uncolored vertices for 5 different color class density values.

density, five different graphs were generated and each was run five times.

Across different configurations, the fitness values between InCEA and BitEA are closely matched. However, BitEA achieves slightly better results in some cases through enhancement in its ability to search back for previous color classes during the crossover operation, termed the 'Improved Search Back' (ISB) operation. While ISB operator is decreasing the fitness value, it may sometimes leave marginally more vertices uncolored, although this difference is minimal and unlikely to impact the overall solution quality significantly.

In terms of execution time, BitEA displays a remarkable speed advantage across all scenarios. The speedup factor indicates that BitEA is consistently faster than InCEA, with the performance gap widening as the size of the graph, denoted by *n*, increases. For smaller graphs (with $n = 100$), the speedup of BitEA ranges from 5 to 8.5 times and from 3.4 to 13.2 faster than InCEA in Table [3](#page-13-0) and in Table [4,](#page-13-1) respectively. This improvement is even more pronounced for larger graphs: for instance, with $n = 300$, BitEA achieves a speedup factor as high as 121.7 at a 10% edge density in Table [3,](#page-13-0) which gradually decreases as the edge density increases, stabilizing at a still impressive 19.9 at a 90% edge density. The trend continues with $n = 400$ and $n = 500$, where the highest speedups are 237.1 and 577.4, respectively, at the lowest edge densities. Conversely, in Table [4,](#page-13-1) the speedup significantly increases with the color class density β for all values of *n*.

3) PERFORMANCE COMPARISON TESTS ON DIMACS BENCHMARKS

In this section, we present an evaluation of our proposed algorithm BitEA against InCEA on DIMACS benchmark

 $\overline{\text{RifA}}$

 \sqrt{q}

TABLE 5. Comparative analysis of the InCEA and BitEA algorithms across various GEOM and DSJC graph instances.

 $InCF\Delta$

TABLE 6. Performance evaluation of the InCEA and BitEA algorithms on R, myciel, and queen instances from the DIMACS benchmarks.

graphs in terms of computational efficiency and solution quality, denoted as the execution time measured in seconds *Time(s)* and the chromatic number *k*, respectively. The performance results for each graph represent the best outcome of 20 runs for each algorithm, where each run is conducted with 30000 iterations. Our findings are summarized in Table [5](#page-14-0) and Table [6,](#page-14-1) where $|V|$ and $|E|$ represent the number of vertices and edges, respectively, for each graph. The performance is also quantified by the speed-up factor, which compares the time efficiency of BitEA against InCEA, demonstrating the performance gains of our approach.

In Table [5,](#page-14-0) for smaller graph instances such as GEOM20 through GEOM40, the speedup factor remains around 1 to 8, indicating that while BitEA has a similar performance to InCEA, it does not yet fully capitalize on its potential speed improvements. However, as the size of the graphs increases, we observe significant efficiency gains with BitEA. For instance, in larger and more complex graphs such as GEOM90a, GEOM120a, and GEOM120b, BitEA achieves speedup factors ranging from 16 to 27. The standout cases

in this table are the DSJC graph with varying edge density values, where BitEA achieves substantial speedup factors from 8 to 60.

In Table [6,](#page-14-1) the R graphs demonstrate speedup factors ranging from 2.5 to 26, showcasing the efficiency gains of BitEA over InCEA. The myciel graphs also illustrate the time efficiency of BitEA with speedup factors reaching up to 36.8. In the queen graphs, while increasing number of vertices, BitEA maintains a consistent speedup, highlighting its scalability. Similarly, graphs like queen10 10g and queen10 10gb show that BitEA can deliver a performance boost of over 13 as compared to InCEA.

In terms of the chromatic number, represented by *k*, BitEA outperforms InCEA by requiring one fewer color class for nine graphs: GEOM90a, GEOM110a, GEOM120a, GEOM120b, DJSC125.5g, DSJC125.5gb, queen9_9g, queen10_10g, and queen10_10gb. This enhanced performance is highlighted in Table [5](#page-14-0) and Table [6.](#page-14-1) The observed enhancements in solution quality are a result of the ISB operator in BitEA, which strategically swaps vertices between the pool and the existing color classes in the offspring. This is performed at the conclusion of each BitCX color combination process to minimize the total weights of the pool.

FIGURE 11. Performance evaluation of BitEA for time-wise fitness enhancement on DIMACS graphs (R100_1gb.col, R100_5gb.col, R100_9gb.col, GEOM120a.col, queen10_10g.col and queen10_10gb.col) using 5, 15, 36, 16, 12 and 12 color classes, respectively, within a time limit of 100 seconds.

VI. CONCLUSION AND FUTURE WORK

This study introduces BitVertex Evolutionary Algorithm (BitEA), a novel approach for the register allocation problem, building a bit-based representation and bitwise operations to significantly enhance computational efficiency and solution quality. Our extensive experimental evaluations with 150 InCEA and 73 DIMACS benchmarks, demonstrate BitEA has remarkable performance improvements when compared to Integrated Crossover Based Evolutionary Algorithm (InCEA). BitEA demonstrates substantial speedup factors, ranging from 3 to 577.4 in specific configurations, especially in larger graph instances. BitVertex representation and the integration of improved search back (ISB) and local search (Bit-SWAP) strategies do not only optimize execution time but also improve solution quality by achieving lower chromatic numbers. BitEA outperforms InCEA in all InCEA benchmarks and in 9 DIMACS benchmarks, including queen9_9g, queen10_10g, queen10_10gb, GEOM90a, GEOM110a, GEOM120a, GEOM120b, DSJC125.5g, and DSJC125.5gb, in terms of the number of colors used.

Our findings highlight the potential of bit-based solution representation in reducing execution time and memory usage, while also providing a path for future research directions. These include exploring applicability of BitEA to other related combinatorial optimization problems such as scheduling problems [\[51\], c](#page-16-33)ommunication problems [\[52\]](#page-16-34) and refining the algorithmic components of BitEA for dynamic problem settings. Furthermore, the compactness offered by BitVertex representation and the computational efficiency of bitwise operations to handle complex datasets or solution spaces make BitEA a promising approach for applications

in various computational fields, including multithreading, FPGA and GPU architectures especially while serving largescale graphs. BitEA can also inspire new solution approaches to the register allocation problem using various algorithms such as approximation algorithms.

REFERENCES

- [\[1\] R](#page-0-0). Sethi, ''Complete register allocation problems,'' in *Proc. 5th Annu. ACM Symp. Theory Comput.*, 1973, pp. 182–195.
- [\[2\] P](#page-0-1). K. Krause, ''The complexity of register allocation,'' *Discrete Appl. Math.*, vol. 168, pp. 51–59, May 2014.
- [\[3\] R](#page-0-2). W. Quong and S.-C. Chen, "Register allocation via weighted graph coloring (technical summary),'' Purdue Uni. Lib., West Lafayette, IN, USA, ECE Tech. Rep. TR-EE 93-23 (232), Jun. 1993.
- [\[4\] M](#page-0-3). Poletto and V. Sarkar, ''Linear scan register allocation,'' *ACM Trans. Program. Lang. Syst.*, vol. 21, no. 5, pp. 895–913, Sep. 1999.
- [\[5\] M](#page-0-4). R. Garey and D. S. Johnson, *Computers and Intractability*, vol. 174. San Francisco, CA, USA: Freeman, 1979.
- [\[6\] B](#page-0-5). Escoffier, J. Monnot, and V. T. Paschos, ''Weighted coloring: Further complexity and approximability results,'' in *Proc. Italian Conf. Theor. Comput. Sci.*, Siena, Italy. Berlin, Germany: Springer, 2005, pp. 205–214.
- [\[7\] G](#page-0-6). J. Chaitin, ''Register allocation & spilling via graph coloring,'' *ACM SIGPLAN Notices*, vol. 17, no. 6, pp. 98–101, Jun. 1982, doi: [10.1145/872726.806984.](http://dx.doi.org/10.1145/872726.806984)
- [\[8\] H](#page-1-0). Bouziri, K. Mellouli, and E.-G. Talbi, ''The K-coloring fitness landscape,'' *J. Combinat. Optim.*, vol. 21, no. 3, pp. 306–329, Apr. 2011.
- [\[9\] R](#page-1-1). M. R. Lewis, *A Guide to Graph Colouring*, vol. 7. Berlin, Germany: Springer, 2015, doi: [10.1007/978-3-319-25730-3.](http://dx.doi.org/10.1007/978-3-319-25730-3)
- [\[10\]](#page-1-2) B. Boz and G. Süngü, ''Integrated crossover based evolutionary algorithm for coloring vertex-weighted graphs,'' *IEEE Access*, vol. 8, pp. 126743–126759, 2020.
- [\[11\]](#page-1-3) P. Briggs, K. D. Cooper, and L. Torczon, "Improvements to graph coloring register allocation,'' *ACM Trans. Program. Lang. Syst.*, vol. 16, no. 3, pp. 428–455, May 1994.
- [\[12\]](#page-1-4) L. George and A. W. Appel, ''Iterated register coalescing,'' *ACM Trans. Program. Lang. Syst.*, vol. 18, no. 3, pp. 300–324, May 1996.
- [\[13\]](#page-1-5) F. M. Q. Pereira, "A survey on register allocation," Dept. Comput. Sci., Univ. California, Los Angeles, CA, USA, Tech. Rep., 2008.
- [\[14\]](#page-7-1) B. Kernighan and D. M. Ritchie, *The C Programming Language*. Upper Saddle River, NJ, USA: Prentice-Hall, 2017.
- [\[15\]](#page-0-7) D. S. Johnson, C. R. Aragon, L. A. McGeoch, and C. Schevon, ''Optimization by simulated annealing: An experimental evaluation; part II, graph coloring and number partitioning,'' *Oper. Res.*, vol. 39, no. 3, pp. 378–406, Jun. 1991.
- [\[16\]](#page-1-6) S. Gualandi and F. Malucelli, "Exact solution of graph coloring problems via constraint programming and column generation,'' *INFORMS J. Comput.*, vol. 24, no. 1, pp. 81–100, Feb. 2012.
- [\[17\]](#page-1-7) E. Malaguti, M. Monaci, and P. Toth, ''An exact approach for the vertex coloring problem,'' *Discrete Optim.*, vol. 8, no. 2, pp. 174–190, May 2011, doi: [10.1016/j.disopt.2010.07.005.](http://dx.doi.org/10.1016/j.disopt.2010.07.005)
- [\[18\]](#page-1-8) F. Furini and E. Malaguti, "Exact weighted vertex coloring via branchand-price,'' *Discrete Optim.*, vol. 9, no. 2, pp. 130–136, May 2012.
- [\[19\]](#page-1-9) D. Cornaz, F. Furini, and E. Malaguti, ''Solving vertex coloring problems as maximum weight stable set problems,'' *Discrete Appl. Math.*, vol. 217, pp. 151–162, Jan. 2017.
- [\[20\]](#page-1-10) E. Malaguti, M. Monaci, and P. Toth, ''Models and heuristic algorithms for a weighted vertex coloring problem,'' *J. Heuristics*, vol. 15, no. 5, pp. 503–526, Oct. 2009.
- [\[21\]](#page-1-11) S. Shamizi and S. Lotfi, ''Register allocation via graph coloring using an evolutionary algorithm,'' in *Proc. SEMCCO*, Visakhapatnam, India, 2011, pp. 1–8.
- [\[22\]](#page-1-12) P. Galinier, A. Hertz, and N. Zufferey, ''An adaptive memory algorithm for the *k*-colouring problem,'' *Discrete Appl. Math.*, vol. 156, no. 2, pp. 267–279, 2008.
- [\[23\]](#page-1-13) G. Sungu and B. Boz, "An evolutionary algorithm for weighted graph coloring problem,'' in *Proc. Companion Publication Annu. Conf. Genetic Evol. Comput.*, Madrid, Spain, Jul. 2015, pp. 1233–1236.
- [\[24\]](#page-1-14) H. R. Topcuoglu, B. Demiroz, and M. Kandemir, "Solving the register allocation problem for embedded systems using a hybrid evolutionary algorithm,'' *IEEE Trans. Evol. Comput.*, vol. 11, no. 5, pp. 620–634, Oct. 2007, doi: [10.1109/TEVC.2007.892766.](http://dx.doi.org/10.1109/TEVC.2007.892766)
- [\[25\]](#page-1-15) J. Wu, Z. Chang, L. Yuan, Y. Hou, and M. Gong, "A memetic algorithm for resource allocation problem based on node-weighted graphs [application notes],'' *IEEE Comput. Intell. Mag.*, vol. 9, no. 2, pp. 58–69, May 2014, doi: [10.1109/MCI.2014.2307231.](http://dx.doi.org/10.1109/MCI.2014.2307231)
- [\[26\]](#page-1-16) D. Das, S. A. Ahmad, and V. Kumar, "Deep learning-based approximate graph-coloring algorithm for register allocation,'' in *Proc. IEEE/ACM 6th Workshop LLVM Compiler Infrastructure HPC (LLVM-HPC) Workshop Hierarchical Parallelism Exascale Comput. (HiPar)*, Nov. 2020, pp. 23–32.
- [\[27\]](#page-1-17) S. VenkataKeerthy, S. Jain, A. Kundu, R. Aggarwal, A. Cohen, and R. Upadrasta, ''RL4ReAl: Reinforcement learning for register allocation,'' in *Proc. 32nd ACM SIGPLAN Int. Conf. Compiler Construction*, Feb. 2023, pp. 133–144.
- [\[28\]](#page-1-18) G. S. Terci, ''A learning-based coloring algorithm for register allocation problem,'' in *Proc. 31st Signal Process. Commun. Appl. Conf. (SIU)*, Jul. 2023, pp. 1–4.
- [\[29\]](#page-1-19) C. N. Lintzmayer, M. H. Mulati, and A. F. D. Silva, "Register allocation with graph coloring by ant colony optimization,'' in *Proc. 30th Int. Conf. Chilean Comput. Sci. Soc.*, Nov. 2011, pp. 247–255.
- [\[30\]](#page-1-20) B. Nogueira, R. G. S. Pinheiro, and A. Subramanian, ''A hybrid iterated local search heuristic for the maximum weight independent set problem,'' *Optim. Lett.*, vol. 12, no. 3, pp. 567–583, May 2018.
- [\[31\]](#page-2-0) B. Nogueira, E. Tavares, and P. Maciel, ''Iterated local search with Tabu search for the weighted vertex coloring problem,'' *Comput. Oper. Res.*, vol. 125, Jan. 2021, Art. no. 105087.
- [\[32\]](#page-2-1) P. Galinier and J. Hao, "Hybrid evolutionary algorithms for graph coloring,'' *J. Comb. Optim.*, vol. 3, no. 4, pp. 379–397, Dec. 1999, doi: [10.1023/A:1009823419804.](http://dx.doi.org/10.1023/A:1009823419804)
- [\[33\]](#page-2-2) D. C. Porumbel, J. K. Hao, and P. Kuntz, "Diversity control and multiparent recombination for evolutionary graph coloring algorithms,'' in *Proc. Eur. Conf. Evol. Comput. Combinat. Optim.*, Tübingen, Germany, Apr. 2009, pp. 121–132.
- [\[34\]](#page-2-3) B. Betül and T. Yildiz, ''Pool-based evolutionary algorithm for the bin packing problem,'' *Int. J. Adv. Eng. Pure Sci.*, vol. 33, no. 3, pp. 406–414, 2021.
- [\[35\]](#page-2-4) S. Korkmaz, "Solving graph coloring problem by using an evolutionary algorithm,'' M.S. thesis, Dept. Comput. Eng., Marmara Univ., Istanbul, 2020.
- [\[36\]](#page-2-5) G. Rokos, G. Gorman, and P. H. Kelly, "A fast and scalable graph coloring algorithm for multi-core and many-core architectures,'' in *Proc. 21st Int. Conf. Parallel Distrib. Comput.*, Vienna, Austria, 2015, pp. 414–425.
- [\[37\]](#page-2-6) A. Borione, L. Cardone, A. Calabrese, and S. Quer, ''An experimental evaluation of graph coloring heuristics on multi- and many-core architectures,'' *IEEE Access*, vol. 11, pp. 125226–125243, 2023.
- [\[38\]](#page-2-7) M. Osama, M. Truong, C. Yang, A. Buluç, and J. Owens, ''Graph coloring on the GPU,'' in *Proc. IEEE Int. Parallel Distrib. Process. Symp. Workshops (IPDPSW)*, May 2019, pp. 231–240.
- [\[39\]](#page-2-8) O. Goudet, C. Grelier, and J.-K. Hao, "A deep learning guided memetic framework for graph coloring problems,'' *Knowl.-Based Syst.*, vol. 258, Dec. 2022, Art. no. 109986.
- [\[40\]](#page-2-9) Z. Zheng, X. Shi, L. He, H. Jin, S. Wei, H. Dai, and X. Peng, ''Feluca: A two-stage graph coloring algorithm with color-centric paradigm on GPU,'' *IEEE Trans. Parallel Distrib. Syst.*, vol. 32, no. 1, pp. 160–173, Jan. 2021.
- [\[41\]](#page-2-10) R. Murooka, Y. Ito, and K. Nakano, "Accelerating ant colony optimization for the vertex coloring problem on the GPU,'' in *Proc. 4th Int. Symp. Comput. Netw. (CANDAR)*, Nov. 2016, pp. 469–475.
- [\[42\]](#page-2-11) K. Zhang, M. Qiu, L. Li, and X. Liu, "Accelerating genetic algorithm for solving graph coloring problem based on CUDA architecture,'' in *Proc. 9th Int. Conf.*, Wuhan, China. Berlin, Germany: Springer, Oct. 2014, pp. 578–584.
- [\[43\]](#page-2-12) X. Ma, M. Dong, L. Zhong, and Z. Deng, "Statistical power consumption analysis and modeling for GPU-based computing,'' in *Proc. ACM SOSP Workshop Power Aware Comput. Syst. (HotPower)*, vol. 1, Oct. 2009, pp. 1–5.
- [\[44\]](#page-2-13) H. Fan, M. Li, J. Wu, W. Lu, X. Li, and G. Yan, "BitColor: Accelerating large-scale graph coloring on FPGA with parallel bit-wise engines,'' in *Proc. 52nd Int. Conf. Parallel Process.*, Aug. 2023, pp. 492–502.
- [\[45\]](#page-2-14) I. Kuon, R. Tessier, and J. Rose, "FPGA architecture: Survey and challenges,'' *Found. Trends Electron. Design Autom.*, vol. 2, no. 2, pp. 135–253, 2008.
- [\[46\]](#page-2-15) D. Brélaz, ''New methods to color the vertices of a graph,'' *Commun. ACM*, vol. 22, no. 4, pp. 251–256, Apr. 1979.
- [\[47\]](#page-0-7) P. C. B. Lam, W. Lin, G. Gu, and Z. Song, "Circular chromatic number and a generalization of the construction of mycielski,'' *J. Combinat. Theory, Ser. B*, vol. 89, no. 2, pp. 195–205, Nov. 2003, doi: [10.1016/s0095-](http://dx.doi.org/10.1016/s0095-8956(03)00070-4) [8956\(03\)00070-4.](http://dx.doi.org/10.1016/s0095-8956(03)00070-4)
- [\[48\]](#page-0-7) D. S. Johnson and M. A. Trick, *Cliques, Coloring, and Satisfiability: Second DIMACS Implementation Challenge*. Providence, RI, USA: American Mathematical Society, 1993.
- [\[49\]](#page-0-7) M. B. Dillencourt, D. Eppstein, and M. T. Goodrich, "Choosing colors for geometric graphs via color space embeddings,'' in *Proc. Int. Symp. Graph Drawing*, Karlsruhe, Germany. Berlin, Germany: Springer, Sep. 2006, pp. 294–305.
- [\[50\]](#page-0-7) M. Vasquez, "New results on the Queens_n² graph coloring problem,'' *J. Heuristics*, vol. 10, no. 4, pp. 407–413, Jul. 2004, doi: [10.1023/b:heur.0000034713.28244.e1.](http://dx.doi.org/10.1023/b:heur.0000034713.28244.e1)
- [\[51\]](#page-15-14) P. B. Myszkowski, ''Solving scheduling problems by evolutionary algorithms for graph coloring problem,'' in *Metaheuristics for Scheduling in Industrial and Manufacturing Applications*, vol. 145. Berlin, Germany: Springer, 2008, p. 167.
- [\[52\]](#page-15-15) M. Miri, K. Mohamedpour, Y. Darmani, M. Sarkar, and R. L. Tummala, ''An efficient resource allocation algorithm based on vertex coloring to mitigate interference among coexisting WBANs,'' *Comput. Netw.*, vol. 151, pp. 132–146, Mar. 2019, doi: [10.1016/j.comnet.2019.01.014.](http://dx.doi.org/10.1016/j.comnet.2019.01.014)

GIZEM SUNGU TERCI was born in Istanbul, Türkiye, in 1993. She received the B.S. and M.S. degrees in computer engineering from Marmara University, Türkiye, in 2015 and 2018, respectively. She is currently pursuing the Ph.D. degree in computer engineering with Gebze Technical University, Türkiye. Since 2017, she has been a Research Assistant with the Institute of Information Technologies, Gebze Technical University. Her research interests include optimization

problems, such as graph coloring and path planning, evolutionary algorithms, and performance acceleration. She was a recipient of the ACM-Woman Scholarship to present her paper at the Genetic and Evolutionary Computation Conference (GECCO), Madrid, Spain, in 2015.

ENES ABDULHALIK was born in Abu Dhabi, United Arab Emirates, in 2001. He is currently pursuing the B.S. degree with the Computer Engineering Department, Gebze Technical University, Türkiye, in 2024. His research interests include algorithm acceleration using fast CPU implementations and FPGA, including graph coloring algorithms, evolutionary algorithms, and image processing algorithms. He gained scholarship through TUBITAK's 1002-B Program in a project

around an FPGA implementation of an evolutionary algorithm for graph coloring problems.

BETUL BOZ was born in Ankara, Türkiye, in 1980. She received the B.Sc. and M.Sc. degrees in computer engineering from Marmara University, Istanbul, Türkiye, in 2002 and 2004, respectively, and the Ph.D. degree in computer engineering from Boğaziçi University, Istanbul, in 2011. She is currently an Assistant Professor with the Computer Engineering Department, Marmara University. Her research interests include design of efficient operators and techniques for

real-world problems using evolutionary algorithms, computational and artificial intelligence, parallel processing, and computer architecture.

 $0.0.0$

ALP ARSLAN BAYRAKCI was born in Istanbul, Türkiye, in 1982. He received the B.S. degree in electrical and electronics engineering from Middle East Technical University, Ankara, Türkiye, in 2004, and the Ph.D. degree in computer engineering from Koc University, Istanbul, in 2010. He is currently an Assistant Professor with the Department of Computer Engineering, Gebze Technical University. His current research interests include FPGA-based hardware acceleration,

statistical timing analysis of circuits, hardware security, and computer-aided integrated circuit design methodologies.