<span id="page-0-0"></span>**EEE** Access

Received 28 June 2024, accepted 14 July 2024, date of publication 29 July 2024, date of current version 12 August 2024.

*Digital Object Identifier 10.1109/ACCESS.2024.3435492*

# **RESEARCH ARTICLE**

# Influence of Reverse Conduction on Dead Time Selection in GaN-Based Inverters for AC Motor Drives

S. MUSU[ME](https://orcid.org/0000-0002-0101-8435)C[I](https://orcid.org/0000-0002-6541-1375)<sup>®1</sup>, (Member, IEEE), V. BARBA<sup>1</sup>, (Graduate Student Member, IEEE), F. ST[E](https://orcid.org/0000-0002-7769-8078)LLA<sup>©1</sup>, (Member, IEEE), F. MANDRILE<sup>©1</sup>, (Member, IEEE), M. PALMA<sup>2</sup>, (Member, [I](https://orcid.org/0000-0001-7480-5862)EEE), AND R. BOJOI<sup>®1</sup>, (Fellow, IEEE) <sup>1</sup>Department of Energy "Galileo Ferraris", Politecnico di Torino, 10129 Turin, Italy

<sup>2</sup>Efficient Power Conversion (EPC), Volpiano, 10088 Turin, Italy

Corresponding author: S. Musumeci (salvatore.musumeci@polito.it)

**ABSTRACT** Although Gallium Nitride (GaN) Field Effect Transistor (FET) devices have found extensive application in DC-DC converters, their utilization in inverter motor drives remains an evolving area of study. In particular, the intricacies of reverse conduction operation during the dead time, specific to GaN FETs, require in-depth exploration for inverters supplying AC currents to electrical motors. Therefore, this paper undertakes an assessment of reverse conduction during the dead time intervals in low-voltage GaN FETs employed in motor drives applications. This analysis provides correlations between device technology attributes and the variations in AC phase current. To facilitate this investigation, a dedicated numerical tool is developed to evaluate the reverse conduction characteristics of GaN FET and associated power losses. Furthermore, this study includes a comparative analysis of the reverse conduction behavior of GaN FET devices with their low-voltage MOSFET counterparts, taking into account their differing static and dynamic characteristics. As a result, the main contribution of this work is to provide to the inverter designers a comprehensive understanding of dead-time effects in GaN-based inverters, along with guidance on selecting and optimizing dead time intervals within inverter legs for motor control applications employing the latest generation of GaN FET devices.

**INDEX TERMS** GaN FET, MOSFET, dead time, reverse conduction, body diode, inverter drive.

#### **I. NOMENCLATURE**



approving it for publication was Jorge Esteban Rodas Benítez .



#### **II. INTRODUCTION**

Nowadays, wide bandgap devices are increasingly used in power electronics systems. In low-voltage systems, GaN technology-based switches gradually replace Silicon (Si) MOSFETs in applications such as DC-DC power converters due to their favorable thermal characteristics, small device size and high dynamic performance. In DC-AC converters, GaN technology is much more attractive because the High Electron Mobility Transistors (HEMTs) can operate at higher switching frequencies compared with Si MOSFET, improving motor efficiency [\[1\].](#page-13-0)

<span id="page-1-1"></span>The increase in the switching frequency minimizes the current ripple in the motor. Furthermore, a higher switching frequency enables a reduction of the overall capacitance value of the DC link, allowing the replacement of electrolytic capacitors with smaller non-polarized capacitors [\[2\].](#page-13-1)

<span id="page-1-3"></span>The high-power density of GaN FETs facilitates the creation of compact AC drive systems that seamlessly integrate the motor and drive components into a single unit. This design approach enables the development of Integrated Modular Motor Drives (IMMDs) suitable for both three-phase and multi-phase solutions [\[3\]. In](#page-13-2) an inverter system, a critical parameter is the dead time that influences the quality of the voltage's output waveforms. A large dead time increases the number of harmonics, thus worsening the total harmonic <span id="page-1-4"></span>distortion (THD) [\[4\]. M](#page-13-3)inimizing the dead time interval not only has a positive impact on improving the quality of the output phase current waveforms but also serves to significantly reduce the torque ripple in motor drive applications along with enhanced motor performance, reduced electromagnetic interference, and improved overall efficiency in motor control systems. Therefore, optimizing the dead time is a crucial consideration for achieving superior performance and minimizing undesirable effects in motor drive applications [\[5\].](#page-14-0)

<span id="page-1-0"></span>

<span id="page-1-5"></span>

Given the switching frequency and the input dc voltage, the phase voltage distortion produced by dead time is affected by its time length. The correct dead time selection is of paramount importance in GaN FET devices. Reducing both the rise time and the fall time substantially reduces the dead time in the leg-switching circuits [\[6\]. D](#page-14-1)uring the dead time interval, the GaN FET operates in a reverse conduction mode [\[7\]. In](#page-14-2) this reverse conduction state, the GaN FET exhibits characteristics akin to an equivalent diode, albeit with a higher voltage drop. Unlike Si MOSFETs, GaN FETs do not experience the reverse recovery phenomena typically associated with the body diode  $[8]$ . This unique behavior of GaN FETs during reverse conduction has significant implications for their performance in power electronics applications.

In AC motor control applications, the amplitude and direction of the sinusoidal current waveform significantly impact the rate of voltage change (dv/dt) across the devices within the inverter legs during switching operations [\[9\]. Th](#page-14-4)ese dv/dt characteristics, along with the current level, play a crucial role in determining reverse conduction power losses.

<span id="page-1-2"></span>The dead time effect is explored deeply in the literature, especially in the case of DC-DC converters and Si MOS-FET devices [\[10\],](#page-14-5) [\[11\], h](#page-14-6)owever low-voltage GaN FET in a DC-AC converter for motor drives application requires additional studies. In Table [1](#page-1-0) a summary of the main literature contributions is reported, highlighting the article target.

The recent HEMT technology dynamic characteristics allow us to regulate the dead time more strictly, obtaining significant advantages that merit better understanding and exploration. Furthermore, the differences between the GaN FET and Si MOSFET in reverse conduction during the dead time need a deep investigation to consider advantages and drawbacks, giving guidelines to the inverter designers on the

use of HEMT switches in DC-AC converters in the proper way.

The contribution of this article is a detailed analysis of the reverse conduction during the dead time of the last generation of the GaN FET in low voltage  $\left( < 100 \text{V} \right)$  motor applications, currently widespread in both industrial applications (automation and robotics) and in light traction (e-bikes, scooters, drones, etc.) [\[8\],](#page-14-3) [\[13\].](#page-14-7)

<span id="page-2-3"></span>Furthermore, the reverse conduction investigation is applied to a low-voltage Si MOSFET to compare the advantages and drawbacks in the dead time selection using the two different technologies.

This article is an extension of [\[14\]](#page-14-8) and brings in the following added value:

- 1) A complete analysis of the reverse conduction of GaN FETs along with the impact on the dead-time that is adopted for inverters supplying three-phase motors.
- 2) A novel numerical methodology based on the deeper analysis of the switching waveforms in reverse conduction to study the dead time effect and losses in the case of motor load with sinusoidal variable waveforms. The investigation considers the variation from zero voltage switching (ZVS) to hard switching operative conditions depending on the half-bridge switching node voltage slope (dv/dt) and the variable phase-leg current sign and amplitude.
- 3) An experimental comparison between two Half-Bridge boards with similar layouts, one with GaN FETs and one with equivalent nominal current and voltage Si MOSFETs, demonstrating the different dead time requirements between the two technologies and to provide an energy losses estimation during the dead time length.

The article is organized as follows. Section [III](#page-2-0) presents an analysis of the impact produced by the inverter dead-time in motor drive applications, while Section  $\overline{IV}$  $\overline{IV}$  $\overline{IV}$  focuses on the GaN FET reverse conduction. Sections [V](#page-6-0) and [VI](#page-7-0) present an evaluation of additional reverse conduction losses according to the chosen dead time for GaN FET and MOSFET, respectively. Finally, the experimental comparison between two boards employing MOSFET and GaN FET is provided in Section [VII.](#page-9-0)

# <span id="page-2-0"></span>**III. DEAD TIME IMPACT IN INVERTER FOR MOTOR DRIVES APPLICATION**

In the context of an inverter leg, the implementation of dead time serves a crucial purpose: preventing shoot-through scenarios during switching transients. However, it's essential to strike a balance by selecting the dead time length as small as possible. This minimization helps mitigate the non-linear effects stemming from an equivalent voltage drop within the inverter output waveforms. Consequently, this reduction in power loss attributed to dead-time effects translates into improved converter efficiency. Fig. [1](#page-2-1) depicts a two-level inverter, which is used as a basic hardware platform for

<span id="page-2-1"></span>

<span id="page-2-4"></span>**FIGURE 1.** Considered inverter system architecture diagram.

evaluating dead time issues in dc-ac converter applications. The dead time analysis can be carried out by considering mainly a single phase of the inverter (see Fig. 2a, being them decoupled during the switching events. The gate signal commands,  $V_{\text{gHS}}$  and  $V_{\text{gLS}}$ , are generated by comparing the triangular carrier signal  $v_{tr}$  v<sub>tr</sub> with the modulation control voltage  $v_{mod}v_{mod}$ , as illustrated in Fig. [2b.](#page-2-2)

The impact of dead time  $t_{dt}$  on the output phase voltage, error  $\Delta v \Delta v$ , can be expressed as [\[5\]:](#page-14-0)

$$
\Delta v = \frac{4}{3} \cdot f_{sw} \cdot V_{DC} \cdot t_{dt} \cdot sign(I_a)
$$
 (1)

Consequently, the waveform of the average output voltage will display a discontinuity represented by  $\Delta V$  when the current changes its sign, as shown in Fig. [2c.](#page-2-2)

<span id="page-2-2"></span>

**FIGURE 2.** a) Inverter phase a. b) PWM command generation with dead time. c) Dead time effect on the average of the output voltage generated by phase a.

A three-phase inverter experimental board (EPC9145 [\[8\]\)](#page-14-3) driving a BLDC motor is used as a case study. The inverter is operated with a dc-link voltage of 48V at a switching frequency of 40 kHz, while the maximum motor load current is equal to 10 A<sub>peak</sub> (typical switching frequency choice of the latest generation of low-voltage Silicon MOSFET-based inverters).

The application field is related to light vehicle electrification (e-bike, e-scooter)  $[8]$ . Two dead times  $t_{dt}$  lengths have been selected, as described below:

1.  $t_{dt1} = 500$  ns, which is typical of the Silicon (Si) MOSFETs

2.  $t_{dt2} = 14$  ns, for the GaN FETs.

<span id="page-3-1"></span>

**FIGURE 3.** Motor phase current (5A/div), phase current DFT, motor torque (500 mV/Nm), DFT of motor torque. Case a)  $t_{dt1} = 500$  ns, Case b)  $t_{dt2} =$ 14 ns. Motor phase current  $I_a = 5$  A/div. reconstructed inverter voltage  $V_{DSLS} = 5$  V/div. DFT of the mechanical torque 500 mV/Nm. DFT of the inverter phase current,  $t = 50$  ms/div, zoom view  $t = 10$ ms.

Fig. [2a](#page-2-2) shows the phase of a motor current, its Direct Fourier Transform (DFT), and the motor torque for the case  $t_{dt}$  = 500 ns and an output fundamental frequency of 27 Hz.

As demonstrated by the experimental waveforms for the case  $t_{dt} = 500$  ns, the dead time causes significant distortion of the motor phase currents. The distortion effect becomes evident through a spectral analysis of the phase current and mechanical torque T. As depicted in Fig. [3a,](#page-3-1) the dead time distortion leads to pronounced 5th and 7th harmonics in the phase current, consequently resulting in a significant 6th harmonic component in the mechanical torque at 161 Hz. If the dead-time is reduced to  $t_{dt2} = 14$  ns thanks to the use of the GaN devices, the waveforms significantly improve, as shown in Fig. [3b.](#page-3-1) Indeed, the phase current for a dead-time of 14 ns is almost sinusoidal. As demonstrated in Fig. [2b,](#page-2-2) the low-order harmonics in the phase current and motor torque are almost eliminated.

The additional power losses due to the inverter dead-time effects need further and specific considerations, as reported in the following sections.

# <span id="page-3-0"></span>**IV. INVESTIGATION OF GAN FET REVERSE CONDUCTION APPLIED TO AC MOTOR DRIVE**

During the dead time the equivalent body diode of the power switches is brought into conduction. In this operational state, the technology of GaN FET devices significantly differs in terms of static and dynamic behavior when compared to Si technology.

#### A. GAN FET: REVERSE CONDUCTION OPERATION

<span id="page-3-4"></span><span id="page-3-3"></span>The GaN structure is a prominent representative of High Electron Mobility Transistor (HEMT) technology, distinguished as a versatile bidirectional switching device, as highlighted in reference [\[15\]. I](#page-14-9)ts symmetric bidirectional operation is a notable feature, realized when the gate-source voltage  $(V_{GS})$  surpasses the threshold voltage  $(V_{GSth})$ , a pivotal point at which the two-dimensional electron gas (2DEG) phenomenon manifests. The presence of this 2DEG phenomenon is instrumental, as it empowers the device with notably high electron mobility, as elucidated in reference [\[16\]. I](#page-14-10)n the context of reverse conduction, when  $V_{GS}$  exceeds  $V_{GSth}$ , the GaN FET seamlessly operates within an ohmic region, characterized by a reverse-source-drain resistance  $(R_{DSon})$ that closely resembles the resistance observed during direct conduction, a graphical representation of which can be seen in Fig [3.](#page-3-1) Conversely, when the gate-source voltage falls below the threshold ( $V_{GS}$  <  $V_{GSth}$ ), the dynamics of reverse conduction diverge, particularly in the context of third-quadrant operation, a detailed illustration of which is provided in Fig [4.](#page-3-2)

In a Silicon (Si) MOSFET, its physical structure incorporates a p-n junction, which plays a crucial role in facilitating reverse conduction. This specific junction structure is commonly referred to as the 'body diode,' as detailed in reference [\[17\].](#page-14-11)

<span id="page-3-5"></span><span id="page-3-2"></span>

**FIGURE 4.** The third quadrant static operation with V<sub>GS</sub> > V<sub>GSth</sub> (reverse on-state curve - dashed line) and the equivalent diode static curve at  $V_{GS} = 0$  at two different temperatures. The direct and reverse curves are reported in the same operation quadrant for easy comparison.

However, in an enhancement-mode High Electron Mobility Transistor (HEMT) Gallium Nitride (GaN) FET, the absence of minority carrier conduction results in the absence of a body diode. Instead, an equivalent diode operation is considered, characterized by a source-drain voltage drop  $(V_{SD})$ that exceeds that of a Si MOSFET when operating in reverse conduction. The comparison between the equivalent diode curve, depicted in Fig. [4](#page-3-2) during third-quadrant operation at  $V_{GS} = 0 V$ , and the reverse conduction curve at  $V_{GS} > V_{GSth}$ , is illuminating. Notably, the static curve of the equivalent body diode of the GaN FET exhibits a positive temperature coefficient, as pointed out in reference [\[16\]. F](#page-14-10)urthermore, the GaN FET equivalent diode does not exhibit any reverse

recovery charge  $(Q_{rr})$ , being this a major advantage when compared to Si devices counterpart. Consequently, during third-quadrant operation with  $V_{GS} = 0$ , power losses primarily stem from the conduction voltage drop of the equivalent diode, a value considerably higher than that of the body diode in an equivalent Si MOSFET. In contrast, these losses are unaffected by the  $Q_{rr}$  contribution, a notable distinction from MOSFET devices.

# B. IMPACT ON THE REVERSE CONDUCTION TIME IN INVERTER LEGS

Several experimental tests are carried out to describe the impact of the load current on the reverse conduction time. The tests are performed on an inverter board set-up driving a permanent magnet (PMAC) AC motor with conventional field-oriented control algorithms (FOC) [\[18\]. T](#page-14-12)he power ratings of the inverter and AC motor used for the experimental tests are reported in Table [2.](#page-4-0) The block schematic of the electrical drive system based on EPC9145 is depicted in Fig. [5.](#page-4-1) Observing the experimental waveforms of an inverter driving an AC motor, four different switching behaviors can be distinguished. The reverse conduction is affected by four parameters:

- the output current direction,
- the current amplitude,
- the equivalent switching leg output capacitance,
- dead-time length, as imposed by the motor controller.



<span id="page-4-0"></span>**TABLE 2.** Motor drive main characteristics.

The application field considered for the current and voltage rate are light vehicles such as e-scooter. The main switching events for the inverter phase a are reported in Fig. [6.](#page-4-2)

<span id="page-4-4"></span>In Fig.  $6a$  is highlighted the case with positive  $I_a$  (i.e. the current is considered positive when it exits from the switching leg), while in Fig. [6b](#page-4-2) is highlighted the case with negative  $I_a$  [\[19\]. I](#page-14-13)n Fig. [6a,](#page-4-2) when the high-side device turns ON, it generates a hard switching event during the positive dv/dt. Therefore, when the current flows to the motor before the positive dv/dt, the equivalent diode of the low-side switch remains in conduction for the whole dead-time interval.

A similar condition of reverse conduction appears on the high-side device for negative dv/dt when the current is in the direction from the motor to the inverter, as shown in Fig. [6b.](#page-4-2) At low positive phase current during negative dv/dt; no reverse conduction appears (see Fig. [6a\)](#page-4-2). Similarly, with the low and negative current flow, a zero reverse conduction occurs with positive dv/dt (Fig. [6b\)](#page-4-2) To better analyze

<span id="page-4-1"></span>

**FIGURE 5.** Three phases electrical drive system block schematic for the experimental tests.

<span id="page-4-3"></span><span id="page-4-2"></span>

**FIGURE 6.** a) Positive current experimental test at low Ia. b) Negative current experimental test at low Ia. Low-frequency Figure scales  $V_S = 50$  V/div,  $I_a = 10$  A/div,  $t = 50$  ms/div. Zoomed view VS = 10V/div,  $Ia = 10$  A/div, t = 1  $\mu$ s/div.

the transient behavior of the reverse conduction voltage  $(V<sub>SD</sub>)$ , an in-depth analysis is performed, by examining additional switching waveforms for two distinct positive load current values. Specifically, the turn-off (LS) and turn-on (LS) switching events under conditions of low positive leg current are examined, as presented in Fig. [7a](#page-5-0) and Fig. [7b,](#page-5-0) respectively.

In contrast, Fig. [7c](#page-5-0) and Fig. [7d](#page-5-0) illustrate the turn-on (LS) and turn-off (LS) transients under conditions of high positive leg current.

In the experimental results depicted in Fig. [7,](#page-5-0) it's important to note that the delay time denoted as  $t_{dt}$  between  $V_S$  and the command signals  $V_{\text{gHS}}$  and  $V_{\text{gLS}}$  is attributed to the inherent delay in the driver circuit. When the low-side switch is commanded in off state as shown in Fig. [7a](#page-5-0) and Fig. [7c,](#page-5-0) the current flows in the body equivalent diode of the low side device throughout the entire dead time duration,  $t_{dt}$ . Subsequently, after the conclusion of the dead time period, the high-side device HS is activated, redirecting the current

<span id="page-5-0"></span>

FIGURE 7. Switching waveforms illustrating LS device V<sub>S</sub> transitions at two distinct positive load current levels: a) turn-off at low positive current, b) turn-on at low positive current. c) turn-off at a high positive current, d) turn-on at a high positive current. Notably, the dead time duration (t<sub>dt</sub>) is set to 50 ns. The voltage scale (V<sub>S</sub>) is 20 V/div, the current scale (I<sub>a</sub>) is 10 A/div, and the gate-source voltage scales (V<sub>gHS</sub> and V<sub>gLS</sub>) are both 10 V/div. The time scale (t) is 50 ns/div.

flow towards it. By looking at the experimental waveforms of Fig. [7a](#page-5-0) and Fig. [7c,](#page-5-0) it is evident that the duration of reverse conduction, denoted as  $t_{rc}$ , remains consistent and equal to  $t_{dt}$ , regardless of the instantaneous load current ( $I_{load}$ ) value. Consequently, in scenarios featuring a positive voltage slope and varying load currents,  $t_{rc}$  is equal to

$$
t_{rc} = t_{dt} \text{ if } \frac{dV_S}{dt} > 0 \text{ and } I_{load} > 0 \tag{2}
$$

When a negative variation occurs in the drain-source voltage (with  $dV_S/dt \ll 0$ ), as demonstrated in Fig. [7b](#page-5-0) and Fig. [7d,](#page-5-0) the voltage variation slope is influenced by both the load current value and the total capacitance at the switching node, namely C<sub>oss</sub>. C<sub>oss</sub> is determined by the parallel combination of parasitic capacitances,  $C_{\text{ossHS}}$  and  $C_{\text{ossLS}}$ , which, in turn, are connected in parallel (as depicted in Fig[.8a\)](#page-5-1) with the parasitic capacitance introduced by the AC motor, known as  $C_{load}$ . In case of low current values, as illustrated in Fig. [7b,](#page-5-0) the voltage slew rate  $(dV<sub>S</sub>/dt)$  during commutation is determined by the time the load current takes to discharge  $C_{\text{oss}}$ . During this period,  $V_S$  gradually decreases until the LS device is driven to the on state at the end of the dead time duration  $t_{dt}$  [\[19\], a](#page-14-13)nd  $V_S$  is immediately forced to zero. In this case, the equivalent body diode does not enter conduction mode, thereby preventing associated conduction losses. In contrast, at high current values, as evident in Fig.  $7d$ , the voltage descent rate  $dV<sub>S</sub>/dt$  is notably steeper. In this case, the equivalent diode of LS conducts during part of the dead time. This conduction time (denoted as  $t_{rc}$ ), is always shorter than the total dead time duration. The  $t_{rc}$  increases with the load current until  $dV<sub>S</sub>/dt$  reach its maximum value and the voltage fall time  $t_f$  became constant

$$
t_f = \frac{V_{DC}}{\left(\frac{dV_S}{dt}\right)_{max}}\tag{3}
$$

<span id="page-5-1"></span>

**FIGURE 8.** Theoretical leg output voltage  $V_S$  waveforms at load current I load = I<sup>a</sup> positive (from the inverter to the motor). a) Inverter switching leg with output devices parasitic capacitances, b) positive dV<sub>S</sub>/dt where voltage transition is not affected by the load current, c) negative dV<sub>S</sub>/dt where the voltage transition is a function of the load current.

<span id="page-5-2"></span>For positive load current variation, (Fig. [8a\)](#page-5-1), the Fig. [8b.](#page-5-1) and Fig. [8c.](#page-5-1) depict the theoretical voltage  $V<sub>S</sub>$  switching transients, distinguishing between positive  $dV<sub>S</sub>/dt$  and negative  $dV<sub>S</sub>/dt$  conditions. For positive  $dV<sub>S</sub>/dt$  (Fig. [8b\)](#page-5-1), t<sub>rc</sub> duration matches the dead time duration  $t_{dt}$ . Per contrary, in the case of negative  $dV<sub>S</sub>/dt$  as shown in Fig. [8c,](#page-5-1) it is possible to identify two different levels of current,  $I_{MAX}$  and  $I_{min}$ . When the load current magnitude falls below the  $I_{min}$  threshold, the dv/dt is insufficient to drive the phase voltage to complete commutation (i.e., fall below GND) and activate the equivalent diode. This results in partial-ZVS switching. In contrast, when the switching leg output current  $(I_{load} = I_a)$  lies within the range defined by  $I_{MAX} > I_{load} > I_{min}$ , the load facilitates the phase voltage's complete commutation, leading to reverse conduction for only a portion of the dead time as dictated by the controller. When the load current exceeds  $I_{MAX}$ , the equivalent body diode conducts for a segment of the designated dead time, resulting in the voltage  $V<sub>S</sub>$  reaching its peak rate of change, referred to as  $(dV<sub>S</sub>/dt)<sub>MAX</sub>$ . Consequently, the fall time  $t_f$  (also observed in Fig. [7d\)](#page-5-0) represents the minimum duration for  $V_S$  to decrease to its ground value (GND). The qualitative variation in reverse conduction time versus load current is summarized in the plot presented in Fig. [9.](#page-6-1) The value of the two current thresholds can be expressed as follows

<span id="page-5-3"></span>
$$
\begin{cases}\nI_{min} = C_{oss} \cdot \left(\frac{V_{DC}}{t_{dt}}\right) \\
I_{Max} = C_{oss} \cdot \left(\frac{V_{DC}}{t_f}\right)\n\end{cases} (4)
$$

To summarize, in the case of positive load current and negative  $dV<sub>S</sub>/dt$ , the reverse conduction time  $t<sub>rc</sub>$  can be expressed

<span id="page-6-1"></span>

**FIGURE 9.** Reverse conduction time versus load current.

<span id="page-6-2"></span>

FIGURE 10. Theoretical leg output voltage V<sub>S</sub> waveforms at load current I<sub>load</sub> = I<sub>a</sub> negative (from the motor to the inverter). a) Inverter switching leg with output devices parasitic capacitances, b) positive dV<sub>S</sub>/dt where the voltage transition is a function of the load current, c) negative dV<sub>S</sub>/dt where voltage transition is not affected by the load current.

as follows

$$
\begin{cases}\n t_{rc} = 0 & \text{if } \frac{dV_S}{dt} < 0 \text{ and } 0 < I_{load} < I_{min} \\
 t_{rc} = t_{dt} - C_{oss} \cdot \frac{V_{DC}}{I_a(t)} & \text{if } \frac{dV_S}{dt} < 0 \text{ and } I_{min} < I_{load} < I_{Max} \\
 t_{rc} = t_{dt} - t_f & \text{if } \frac{dV_S}{dt} < 0 \text{ and } I_{Max} < I_{load}\n \end{cases}\n \tag{5}
$$

In contrast, when dealing with negative phase current values (Fig. [10a\)](#page-6-2), an opposing behavior comes into play. During a commutation characterized by negative  $dV<sub>S</sub>/dt$ , the equivalent body diode of the LS device conducts for the entire dead time duration  $t_{dt}$ . Conversely, when encountering a transient featuring positive  $dV<sub>S</sub>/dt$ , the switching transient is affected by the load current value. To visualize these dynamics, the theoretical  $V<sub>S</sub>$  waveforms under negative load current are shown for positive and negative  $dV<sub>S</sub>/dt$ , respectively in Fig. [10b](#page-6-2) and in Fig. [10c.](#page-6-2)

<span id="page-6-3"></span>

# <span id="page-6-0"></span>**V. DEAD TIME DURATION IMPACT ON GAN FET REVERSE CONDUCTION LOSSES**

In this section, the power losses of GaN FETs in reverse conduction conditions are evaluated for different dead times. The experimental validation if performed using a three-phase inverter consisting of six GaN FET EPC2206 manufactured by EPC whose power ratings are reported Table [3.](#page-6-3) The three-phase inverter is commanded so to impose a sinusoidal current to load, featuring an amplitude of  $I_a = 25$  A. The DC bus voltage  $(V_{DC})$  is maintained to 48 V by an external dc power supply, while the inverter is operated at a switching frequency of 100 kHz. The inter-winding capacitance of the load motor has been experimentally measured and found to be  $C_{load} = 820$  pF. A numerical computational approach is employed to analyze power losses during reverse conduction through the equivalent body diode. The study considers a sinusoidal load current characterized by a fundamental frequency denoted as *f*load.

A numerical computational approach is employed to analyze power losses during reverse conduction through the equivalent body diode. The study considers a sinusoidal load current characterized by a fundamental frequency denoted as  $f_{load}$ . This sinusoidal waveform is discretized into  $N = 10,000$ equal-length discrete time intervals, each referred to as n. During each of these intervals, it is assumed that the current remains constant, as indicated by equations [\(5\)](#page-6-4) and [\(2\).](#page-5-2) The duration of reverse conduction within each discrete interval, referred to as  $t_{\text{rcn}}$ , depends on both the magnitude of the load current and the polarity of the switching node voltage slope.

<span id="page-6-4"></span>To determine the variation of reverse conduction time,  $t_{rc}$ , during the current phase period (assuming  $I_a = I_{load}$ ), the contributions from all n intervals in the discretization process are sum up. Fig. [11](#page-7-1) provides a visual representation of the numerical computation of the  $t_{rc}$  curve shape concerning the discrete N intervals, corresponding to the discretized sinusoidal current I<sub>a</sub>.

Two dead time values are considered:  $t_{dt} = 100$  ns and  $t_{dt} = 20$  ns. In Fig. [11a.](#page-7-1) the case with  $t_{dt} = 100$  ns is shown. The upper plots depict the reverse conduction curve under positive  $dV<sub>S</sub>/dt$  conditions, while the lower plot considers the scenario with negative  $dV<sub>S</sub>/dt$ .

Whereas in Fig. [11b,](#page-7-1) the same curves with  $t_{dt} = 20$  ns are shown. Upon examining the curves in Fig. [11,](#page-7-1) it is possible

<span id="page-7-1"></span>

**FIGURE 11.** Discretized sinusoidal load current with a peak current of  $I_{\text{dmax}} = 25$  A, alongside the reverse conduction time,  $t_{\text{rc}}$ , spanning an entire period for both positive and negative node voltage slopes (dV<sub>S</sub>/dt) at specified dead times. a)  $t_{dt} = 100$  ns. b) tdt = 20 ns.

to observe that for both  $t_{dt} = 100$  ns and 20 ns, in the case of positive voltage slope  $(dV<sub>S</sub>/dt>0)$  and positive load current (top plot first half of the period), the reverse conduction duration,  $t_{rc}$ , reaches its maximum value, equal to  $t_{dt}(t_{dt})$  $t_{rc}$ ). Otherwise said, the equivalent body diode conduction time trc equals the imposed dead time  $t_{dt}$ . However, during the half period with negative load current (top plot second half period),  $t_{rc}$  varies in proportion to the amplitude of the load current.

Notably, the values of the current threshold  $I_{MAX}$  and  $t_f$ remain unaffected by the t<sub>dt</sub> duration. Notably, the values of the current threshold  $I_{MAX}$  and  $t_f$  remain unaffected by the tdt duration. When the load current is greater than  $I_{MAX}$ , the reverse conduction time becomes constant and independent from the load current  $t_{rc} = t_{dt} - t_f$ . Instead, I<sub>min</sub> exhibits an inverse relationship with  $t_{dt}$ , as demonstrated by equation [\(4\).](#page-5-3) Additionally, as  $t_{dt}$  decreases, the interval in which  $t_{rc}$  = 0 expands, resulting in reduced associated power losses. The same analysis applies to the scenario of negative voltage slope  $(dV<sub>S</sub>/dt<0)$  in the lower plots of Fig. [11.](#page-7-1) The numerical approach presented can be used to effectively compute the power loss estimation during reverse conduction through the use of data obtained from the datasheets of the devices and the calculation of  $t_{rc}$  described and represented in Fig. [11.](#page-7-1)

#### A. REVERSE CONDUCTION POWER LOSSES ESTIMATION

The computation of energy losses attributed to reverse conduction during a typical commutation event, denoted as 'i', can be performed as outlined in reference [\[14\]](#page-14-8)

$$
E_{rci} = \int_0^{t_{rcn}} V_{rc} \cdot i_a(t) \cdot dt \tag{6}
$$

Utilizing the discretization method devised for the sinusoidal load current, along with the  $t_{rc,n}$  values, the instantaneous power dissipation can be computed using a discrete formula. This computation focuses on the scenario of reverse conduction exclusively. This approach factors in  $I_a$  as the phase current and  $V_{\text{rc}} = V_{\text{SD}}$  as the voltage of the equivalent

<span id="page-7-2"></span>

**FIGURE 12.** Reverse conduction power losses for different load current levels as a function of dead time duration.

body diode during reverse conduction.

$$
P_{rci} = \left(\sum_{n=1}^{N} V_{rc} \cdot \left(I_a \cdot \sin\left(2 \cdot \pi \cdot \frac{n}{N}\right)\right) \cdot t_{rcn}\right) \cdot f_{sw} \quad (7)
$$

In the first approximation, the  $V_{rc}$  value can be assumed as constant and equal to  $V_{SD}$  (value reported in Table [3\)](#page-6-3) thus enabling to simplification of the computation process. The losses are computed across varying dead time durations while maintaining a constant load current amplitude, thus facilitating the analysis of how dead time duration impacts reverse conduction losses. Fig. [12](#page-7-2) reports the variation of reverse conduction losses as a function of dead time length for several load current amplitudes, considering a switching frequency  $(f_{sw})$  of 100 kHz.

Fig. [12](#page-7-2) shows that there is a direct correlation between power losses (PGrc) due to the GaN FET equivalent body diode's reverse conduction and both the duration of dead time and current magnitude. Notably, power losses exhibit an almost linear trend, especially during extended dead times. In this linear correlation, the reverse conduction time  $(t_{rc})$ approximates to  $t_{dt}$  and  $t_{dt}$ - $t_f$  for a substantial portion of the dead time range. Moreover, under conditions of heightened load currents, these curves indicate increased losses, resulting from an extended  $t_{rc}$  and amplified load currents. In this scenario, the maximum current threshold  $(I_{MAX})$  rises, while the minimum threshold  $(I_{min})$  consistently holds across all scenarios. Fig. [11a,](#page-7-1) with a dead time of 100 ns, exemplifies this reverse conduction behavior.

Per contrary in Fig. [11b,](#page-7-1) where the dead time is shorter (i.e. 20 ns), the contribution of  $t_{rc} = 0$ , becomes more pronounced. This effect leads to a reduction in associated power losses, resulting in the parabolic shape shown in Fig. [12](#page-7-2) for short dead time values. The parabolic path is characterized by a higher current threshold, I<sub>min</sub>, where the reverse conduction time becomes negligible across a broader range of current amplitudes.

#### <span id="page-7-0"></span>**VI. REVERSE CONDUCTION IN SI MOSFET**

In case of Si MOSFET inverters for low-voltage (e.g., 48 V) AC motor drive applications, it's common to set the dead time duration in the order of 100 ns or even more. Hence, it is of particular interest to investigate the differences in reverse

<span id="page-8-1"></span>



conduction behavior in comparison to GaN FETs, with a particular focus on understanding the dynamic characteristics of the body diode and its impact on power losses [\[20\]. S](#page-14-14)PICE simulations are used to perform a direct comparison between the two technologies. A half-bridge configuration is simulated to evaluate the body diode's behavior during reverse conduction. The analyzed switching leg circuit is shown in Fig.  $13a$ . The bus voltage, denoted as  $V_{DC}$ , is kept constant at 48 V, while a current generator is used to impose the load current. In this analysis, the BSC026N08NS5 Si MOSFET is chosen, exhibiting equivalent characteristics to the previously exemplified EPC2206 GaN FET. The main characteristics of the Si MOSFET are reported in Table [4.](#page-8-1)

Additionally, an equivalent model for the body diode to replicate the reverse recovery process is used [\[21\]. T](#page-14-15)he body diode model employs Lauritzen and Ma's physical-based diode modeling approach [\[22\]. A](#page-14-16) simplified schematic of the model of the body diode is depicted in Figure  $13b$ , where  $R<sub>S</sub>$ represents the series resistor, I<sub>Diode</sub> denotes the diode current, and a current source supplies it.

The diode's current value is determined as follows

<span id="page-8-4"></span>
$$
I_{Diode} = (q_E - q_M)/T_M \tag{8}
$$

Here, q<sub>E</sub> represents the charge injection into the depletion region,  $q_M$  represents the stored charge in the depletion region, and  $T_M$  is the charge diffusion time between the edge and inside the depletion region.

The expressions describing the dynamic behavior of  $q_E$  and q<sup>M</sup> charges are as follows

$$
\frac{d}{dt}q_M = i_{Diode} - \frac{q_M}{\tau} \tag{9}
$$

$$
q_E = I_{S,LM} \cdot \tau \cdot (e^{\frac{q \cdot v_{Diode,ak}}{nd \cdot k \cdot T_J}} - 1)
$$
 (10)

where:

- $\tau$  is the recombination time constant of the depletion region
- $n_d$  represents the emission coefficient. It is equal to 2 to indicate that half of the diode voltage drops across the p+-i junction (considering a p-i-n structure with high injection). When n equals 1, the model function becomes a low-voltage p-n junction diode.
- $I_{S,LM}$  is the saturation current of the body diode used in the SPICE model;
- V<sub>Diode</sub> is the voltage drop of the diode without considering the voltage drop due to the series resistor  $R<sub>S</sub>$ ;
- $T_J$  is the junction temperature expressed in K  $[22]$ .
- q is a fundamental physical constant known as the electronic charge and k is the Boltzmann's coefficient that represents the average kinetic energy of particles in a system [\[22\].](#page-14-16)

The dynamics of electrical variables during a reverse recovery event of the body diode are meticulously analyzed through simulations conducted using the half-bridge configuration depicted in Fig. [13 a\).](#page-8-0)

<span id="page-8-2"></span><span id="page-8-0"></span>

<span id="page-8-3"></span>**FIGURE 13.** a) Switching leg schematic for investigating the MOSFET body diode behaviour in reverse conduction. b) simplified model schematic of the body diode.

The transient behavior of the high-side switch  $Q_{\text{HS}}$  is analyzed, specifically during the moment when the low-side MOSFET QLS switches on after a designated dead-time interval. This analysis takes into account the load current entering the switching node S. Multiple simulations are carried out, varying load current values and dead-time interval lengths within a range from  $t = 0$  ns to  $t = 100$  ns. Two key parameters under scrutiny are the charge injection into the depletion region, denoted as  $q_E$ , and the stored charge,  $q_M$ , of the high-side MOSFET, particularly with respect to  $I<sub>load</sub>$  values of 25 A at different dead times (10 ns, 50 ns, 100 ns). It's worth noting that in all simulations, a junction temperature of 125  $\degree$ C is assumed to be one of the worst case scenario for the reverse recovery charge (as shown in Fig. [14a,](#page-9-1) with a specific highlight on  $q_M$  for  $t_{dt} = 10$  ns).

In Fig.  $14b$ , the reverse recovery current  $I_{OHS,rr}$  is presented alongside the capacitive current I<sub>QHS,Coss</sub> (as seen in Fig. [13a\)](#page-8-0), both at  $V_{DC}$  = 48 V. The MOSFET drain current  $I_D$ , which operates in reverse conduction, results from the summation of these two currents,  $I_{OHS,Cos}$  and  $I_{OHS,rr}$ . Following the reverse recovery transient, a constant  $V_{rc}$  is considered as the voltage drop during the remaining duration of the dead time. Similar to the approach employed with the GaN FET, the power losses in reverse conduction for the MOSFET devices are determined by incorporating the contribution of the body diode. In Fig. [15,](#page-9-2) the MOSFET power dissipation denoted as  $P<sub>Mrc</sub>$ , is depicted as a function of the dead time value.

<span id="page-9-1"></span>

**FIGURE 14.** a) Variation of charge injection into the depletion region  $(q_E)$ and the stored charge  $(q_M)$  within the high-side MOSFET body diode, considering  $I<sub>load</sub>$  at 25 A, for different dead time intervals (10 ns, 50 ns, 100 ns). b) Reverse recovery current (I<sub>QHS,rr</sub>), capacitive current (I<sub>QHS,Coss</sub>), and voltage at the switching node (V<sub>S</sub>).

<span id="page-9-4"></span>It's important to note that the magnitude of power loss attributed to the reverse recovery of the body diode escalates with increasing dead-time duration,  $t_{dt}$ , and current levels [\[23\]. T](#page-14-17)he losses associated with dead time due to reverse recovery  $(Q_{rr})$  are negligible when the dead time interval  $(t_{dt})$  approaches zero.

However, as t<sub>dt</sub> increases, these losses exhibit a rapid escalation, ultimately becoming directly proportional to the duration of  $t<sub>dt</sub>$  counterparts, particularly in scenarios with short dead times. Notably, the MOSFET has additional losses due to diode reverse recovery  $(Q_{rr})$ , which become more pronounced when dealing with shorter dead times. It's essential to emphasize that the  $Q_{rr}$  diode losses do not impact GaN FETs, setting them apart. However, it's worth noting that the reverse conduction voltage drop in GaN FETs is comparatively higher than that observed in MOSFETs.

Consequently, this leads to a steeper slope in GaN FETs' loss curve. As a result, for longer dead times, the MOSFET proves to be the more efficient device in terms of power dissipation. This insightful comparison sheds light on the performance characteristics of these semiconductor devices in real-world applications.

# <span id="page-9-0"></span>**VII. REVERSE CONDUCTION POWER LOSSES COMPARISON IN GAN FETS AND SI MOSFETS**

In this section, the reverse conduction losses of the GaN FET and Si MOSFET are compared using the data obtained in the previous analysis. Fig. [16](#page-9-3) provides a comparison of power dissipation curves between GaN FETs and MOSFETs, taking into account variations in the dead time parameter. These graphs were generated under consistent switching conditions with  $V_{DC}$  = 48 V, and a fixed frequency of  $f_{sw}$  = 100 kHz

<span id="page-9-2"></span>

**FIGURE 15.** MOSFET power losses during full reverse conduction for various load current values (I<sub>a</sub>) within a dead time duration ( $t_{dt}$ ) range of 5-100 ns.

<span id="page-9-3"></span>



**FIGURE 16.** Reverse conduction power losses numerical calculation at two current I<sub>load</sub> values versus the dead time duration. Dead time range 5-275 ns. a)  $I_{load} = 5$  A. b)  $I_{load} = 25$  A.

was applied to both devices. In Fig. [16a,](#page-9-3) the load current is set at  $I_a = 5$  A, while in Fig. [16b,](#page-9-3) the load current is set at a notably higher value of  $I_a = 25$  A.

Upon a closer examination of the graphical results, it becomes evident that GaN FETs exhibit markedly lower losses compared to their Si MOSFET counterparts, particularly in scenarios with short dead times. Notably, the MOSFET has additional losses due to diode reverse recovery  $(Q_{rr})$ , which become more pronounced when dealing with shorter dead times. It's essential to emphasize that the  $Q_{rr}$ diode losses do not impact GaN FETs, setting them apart. However, it's worth noting that the reverse conduction voltage drop in GaN FETs is comparatively higher than that observed in MOSFETs. Consequently, this leads to a steeper slope in GaN FETs' loss curve. As a result, for longer dead times, the MOSFET proves to be the more efficient device in terms

of power dissipation. This insightful comparison sheds light on the performance characteristics of these semiconductor devices in real-world applications.

The presence of the body diode in the MOSFET switching features an additional reverse recovery time compared to the switching time of the GAN FET. For this reason, the dead time of the GaN FET can be chosen to be shorter (20 ns) than the MOSFET one (100 ns). The figures show that the GaN FET is significantly more efficient than the MOSFET as the chosen dead time was short. The graphic comparison results show that the GaN FET is considerably more efficient than the MOSFET when the dead time selected is short. In addition, as the load increases, the range in which the GaN FET is advantageous compared to the MOSFET extends over a wider range of losses (from 0 mW to 160 mW in the case of  $I_{load} = 5$  A; from 0 mW to 820 mW in the case of  $I_{load} =$ 25 A). The point of intersection between the loss curves of the MOSFET and GaN FET shifts for higher loss values the higher the load current.

# A. MOSFET VS GAN FET EXPERIMENTAL EVALUATION IN INVERTER SWITCHING LEG

Two similar circuit boards using a half-bridge configuration, one using GaN FETs and one with MOSFETs, are used to investigate experimentally the differences between the two technologies during the dead time. In this test,  $V_{DC} = 48$ V is used. The circuit schematic of the switching leg board is depicted in Fig. [17a.](#page-10-0) The left side of Fig. [17b](#page-10-0) shows the board mounting the EPC2065 GaN FETs (featuring a breakdown voltage of 80 V and a conduction resistance,  $R_{DSON}$ , of 3.6 m $\Omega$ ). The right side of Fig. [17b](#page-10-0) shows the board mounting the Onsemi FDMS2D5N08C MOSFETs (featuring a breakdown voltage of 80 V and a conduction resistance,  $R_{DSON}$ , of 2.7 m $\Omega$ ).

The two boards have a similar layout, thus enabling the comparison of the two technologies while having, in first approximation, the same PCB parasitics. The devices to compare have been chosen with similar conduction properties, so the main difference is due only to the technology itself.

The board under test operates in buck mode at a constant duty cycle of duty  $= 0.025$  (it is low thus to operate the buck in the low ripple region but big enough not to have interferences between the switching transients) at a switching frequency of  $f_{SW} = 20$  kHz. A second switching converter interfaced via an LCL filter is connected to the switching node of the Half-Bridge leg imposing a controlled load current. The same dead time of 150 ns is set for both boards (i.e., GaN and MOSFET).

The 150 ns dead time is selected thus to have a zero-voltage switching in the MOSFET when the load current is 1.5 A.

Two trade-off items lead to the choice of these values. The first one (150 ns) depends on the current distortion desired due to the dead time length. The second one (1.5 A) is chosen to achieve low hard switching losses. The same hard switching losses (at 1.5 A) for GaN FET can be achieved at lower dead time but using 150 ns of  $t_{DT}$  allows a valuable comparison with the MOSFET device. The tests are

<span id="page-10-0"></span>

**FIGURE 17.** a) schematic of the H-Bridge. b) H-Bridge boards were used for the experimental test. GaN FET-based board on the left. MOSFET-based board on the right.

<span id="page-10-1"></span>

<mark>FIGURE 18.</mark> Comparison of the V<sub>S</sub>, V<sub>GSH</sub>, and V<sub>GSL</sub> waveforms obtained<br>with the MOSFET-based Half Bridge and the GaN FET-based one. 1.5 A load current. a)  $Q_{LS}$  turn-off and  $Q_{HS}$  turn-on. b)  $Q_{HS}$  turn-off and  $Q_{LS}$ turn-on.

conducted at room temperature (Ambient temperature  $T_A = 25 \degree C$ ). The experimental waveforms showing VS (blue for the GaN FET and purple for the MOSFET),  $V_{\text{GSH}}$  (black for the GaN FET and red for the MOSFET), V<sub>GSL</sub> (green for the GaN FET and yellow for the MOSFET) are reported in Fig. [17](#page-10-0) for the case with a load current  $I_a = 1.5$  A (the current is assumed positive when exiting from the switching node).

The  $Q_{LS}$  turn-off and  $Q_{HS}$  turn-on transients are shown in Fig.  $18a$ , while the Q<sub>HS</sub> turn-off and Q<sub>LS</sub> turn-on transients are shown in Fig. [18b.](#page-10-1)

In Fig.  $18$ , GaN FET  $V_S$  differs from the MOSFET one for the reverse conduction time (RCT) duration and its voltage drop amplitude, which is bigger in the GaN FET. GaN FET  $V<sub>S</sub>$  variation is steeper, and this causes  $V<sub>S</sub>$  to rise to 48 V (see Fig.  $18a$ ) and to fall to 0 V (see Fig.  $18b$ ) earlier than the MOSFET. This is due to the smaller output parasitic capacitance of the GaN FET technology. When switching with a positive  $V_S$  slope (Fig. 18a,  $Q_{LS}$  turn-off and  $Q_{HS}$ turn-on), there is immediate reverse conduction without a COSS COSS charge/discharge transient. This occurs for both the GaN FET and the MOSFET. In Fig.  $18b$ , MOSFET  $V_S$ reaches 0 V exactly when the 150 ns dead time has elapsed; thus, no reverse conduction happens. GaN FET in the same condition reaches 0 V before, from which reverse conduction appears. RCT always ends when the turning-on device  $(Q_{LS})$ V<sub>GS</sub> reaches the threshold value and starts conducting.

The test is repeated for  $I_a = 0.5$  A, 1 A, 1.5 A, 2 A, 5 A, 10 A. The resulting  $V_S$  waveforms for different  $I_a$  values are reported in Fig.  $19$  (rising  $V_S$ ) and in Fig. [20](#page-11-1) (falling  $V_S$ ).

The MOSFET plots are labeled with a), while the GaN FET ones are with b). Comparing Fig. [19a](#page-11-0) and Fig. [19b,](#page-11-0) waveforms are the same for all the  $I_a$  values. However, the GaN FET voltage rise is faster than the MOSFET. At 150 ns the reverse conduction time is wider than the voltage rise, especially for GaN FET. At  $dV<sub>S</sub>/dt > 0$ , the reverse conduction time can be reduced by a choice of a lower dead time duration than the one at  $dV<sub>S</sub>/dt < 0$  (asymmetric dead time selection [\[24\]\). O](#page-14-18)n the other hand, Fig. [20](#page-11-1) shows that a higher current I<sup>a</sup> makes the switching dynamic faster.

<span id="page-11-2"></span>With a dead time of 150 ns, the MOSFET performs hard switching for  $I_a$  <1.5 A, while the GaN FET performs it only for the  $I_a = 0.5$  A. For the other  $I_a$  cases, GaN FET shows reverse conduction for current over 0.75A until 10A. MOSFET features the reverse conduction for current above 1.5A.

From Fig. [20](#page-11-1) the Zero Volt Switching (ZVS) time  $t_{zvs}$  is the time that goes from when  $V_S$  is 48 V to when  $V_S$  reaches 0 V, in Table [5](#page-12-0) reports the  $t_{zvs}$  values for the GaN FET  $(t_{zvsGaN})$ , and the MOSFET ( $t_{zvsMOS}$ ), for different positive  $I_a$  values in the commutation with falling  $V_S$ . ZVS coincides with the optimum dead time that must be set to achieve neither reverse conduction nor hard switching conditions.

The values presented in Table [5](#page-12-0) serve to underscore the advantage of employing GaN FET technology in allowing for smaller dead time values compared to MOSFETs in terms of zero voltage transition time.

LTSpice simulations have been performed to estimate the energy losses for various dead-time and current  $I_a$  amplitude values, comparing the GaN FET and the MOSFET used in the experimental tests achieved from the setup of Fig. [17.](#page-10-0) The experimental waveforms at both positive and negative  $dV<sub>S</sub>/dt$  (Fig. 19 and Fig. [20\)](#page-11-1) are used to validate the simulation runs.

<span id="page-11-0"></span>

60

**FIGURE 19.** Rising V<sub>S</sub> waveform for  $I_a = 0.5$  A, 1 A, 1.5 A, 2 A, 5 A, 10 A. a) MOSFET-based Half-Bridge. b) GaN FET-based Half-Bridge.

<span id="page-11-1"></span>

**FIGURE 20.** Falling  $V_S$  waveform for Ia = 0.5 A, 1 A, 1.5 A, 2 A, 5 A, 10 A. a) MOSFET-based Half-Bridge. b) GaN FET-based Half-Bridge.

The MOSFET model is extracted from the Onsemi manufacturer catalogue for the FDMS2D5N08C device. The MOSFET modelization is mature and effective for the

<span id="page-12-0"></span>**TABLE 5.** Zero volt switching time versus phase current at node voltage fall.

Quantity	Phase Current	Zero voltage transition time <b>MOSFET</b>	Zero voltage transition time GaN
Symbol	А	<b>LZVS MOS</b> nsl	$t_{ZVS \text{ GaN}}$ [ns]
Values	0.5 1.5 2 5 7.5 10	>150 >150 150 112 43 36 26	>150 102 62 38 17 13 10

<span id="page-12-3"></span><span id="page-12-2"></span>simulation analysis [\[25\]. T](#page-14-19)he model used for the simulation results of the GaN FET has been presented and validated in [\[26\]. T](#page-14-20)he simulation results allow the evaluation of the energy losses by the computation of voltage and current cross-conduction area during the various  $dV<sub>S</sub>/dt$  transients. Instead, the device's current measurement in the experimental board of Fig. [17](#page-10-0) is not attainable for the layout optimization to reduce the stray inductances in the switching leg power loop.

At  $dV<sub>S</sub>/dt > 0$ , looking at Fig. [19,](#page-11-0) two intervals of time can be distinguished. The first one starts from the low side (QLS) turn-off, when its gate-source voltage falls under the threshold level, until the high side  $(Q_{\text{HS}})$  gate-source voltage rises to the threshold level. During this time interval, the reverse conduction appears, and the energy losses  $E_{rc}$  can be achieved. The second one is related to the hard switching transient. During this time interval hard switching losses  $E_{hs}$ losses can be evaluated.

The overall energy losses of MOSFET and GaN FET  $(E_{rc} + E_{hs})$  versus phase current amplitude at two different dead times of 20 ns and 150 ns are plotted in Fig. [21a](#page-12-1) and Fig. [21b](#page-12-1) respectively.

The total energy losses comparison shows a better performance for the GaN FET in the overall current range. Moreover, the GaN FET curve is more linear than the MOS-FET one. The increasing MOSFET Energy losses are due both to the higher parasitic capacitance (lower  $dV<sub>S</sub>/dt$  rise) and the contribution of the body diode charge  $Q_{rr}$  as shown in Section [VI](#page-7-0) (see Fig. [14\)](#page-9-1). The curve trend of the MOSFET energy losses in Fig. [21a](#page-12-1) and Fig. [21b](#page-12-1) is not linear versus the current amplitude because of the body diode reverse recovery. The contribution of reverse conduction energy losses  $E_{rc}$  is lower in the MOSFET. However, the impact of these losses becomes minor in case the dead time is short, such as it is enabled in GaN FETs.

At  $dV<sub>S</sub>/dt < 0$  with variable phase current amplitude three kinds of operative conditions appear in Fig. [20:](#page-11-1)

- zero voltage switching;
- reverse conduction time;
- partial hard switching (PHS).

The switching node voltage  $V<sub>S</sub>$  starts falling when the high side  $(Q_{\text{HS}})$  device turns off (its gate-source voltage drop under the threshold voltage level). ZVS happens if the low side

<span id="page-12-1"></span>

**FIGURE 21.** Overall energy losses of MOSFET and GaN FET versus positive phase current amplitude at two different dead times. At dVs/dt>0 a) 20 ns b) 150 ns. At dVs/dt<0 c) 20 ns. d) 150 ns.

device  $(Q_{LS})$  turns on exactly when the falling  $V_S$  has reached the value of 0V.  $V_S$  falls to 0V at the end of  $t_{dt}$ . Instead, if the  $V<sub>S</sub>$  falls to 0V earlier than the  $Q<sub>LS</sub>$  turn on (before the end of  $t_{dt}$ ), RCT appears. When the  $t_{dt}$  is short for the  $V_s$  slew rate (due to the low current amplitude) the low side  $(Q_{LS})$  turns on with PHS ( $V_S > 0V$  at the end of  $t_{dt}$ ).

The comparison of the total energy losses of the RCT and PHS interval for MOSFET and GaN FET is depicted in Fig. [21c](#page-12-1) for the dead time of 20 ns and in Fig[.21d](#page-12-1) for the dead time of 150 ns. The comparison of the curves in Fig. [21c](#page-12-1) and Fig[.21d](#page-12-1) shows that the GaN FET is more advantageous than MOSFET for a wider current range and reduced dead time. At the same dead time, the GaN FET shows a ZVS condition at lower currents compared to the MOSFET.

Losses are due to PHS conditions for  $I_a$  less than the ZVS conditions. For higher current than ZVS condition  $V<sub>S</sub>$  falls to  $0V$  before the end of  $t_{dt}$ , and the RCT condition appears.

The energy losses depend on the duration of the dead time over the ZVS.

Furthermore, in the case of PHS, the GaN FET features lower energy losses compared with MOSFET, whatever the dead time used. On the other hand, in the case of reverse conduction, MOSFETs show lower energy losses than the GaN FETs. If dead time ends exactly when  $V<sub>S</sub>$  falls to 0 V (ZVS), switching losses can be reduced by avoiding the reverse conduction interval.

An adaptive dead time selection can be adopted to mini-mize energy losses as shown in [\[24\].](#page-14-18)

If the dead time is kept constant, to minimize the losses, it is crucial to use small values (i.e., 20 ns) when using GaN FETs.

#### **VIII. DISCUSSION**

This study investigates the effects of dead time impact on the reverse conduction phenomenon during the GaN FET and MOSFET commutation in inverter applications for motor control. This paper investigated the critical aspect of dead

time in an inverter leg within a motor drive system, focusing on utilizing GaN FET technology, including an extensive comparison between the reverse conduction characteristics of GaN FET-based and MOSFET-based switching legs. In the pulse-width modulation (PWM) cycle context, two distinct switching scenarios arise in each phase. One scenario entails continuous reverse conduction throughout the entirety of the dead time, regardless of the load current. In contrast, the reverse conduction dynamics of the other scenario are intricately linked to the magnitude of the phase current, exhibiting variability and occasionally even the absence of reverse conduction states (ZVS). These dynamic switching events are closely intertwined with the voltage slope at the switching leg node. In motor control, the hard switching condition during the current variation at dead time cannot be eliminated; it can occur at the lowest possible currents to reduce losses during hard switching transients. MOSFET and GaN FET differ in the duration of the ZVS condition for the same current depending on the equivalent switching node capacitance, and in GaN FET being smaller, there are shorter times compared to the equivalent MOSFET. The switching transients during reverse conduction in the dead time were evaluated with LTSpice simulations and experimental measurements using circuit boards specifically developed to make the tests for GaN FET and MOSFET as equivalent as possible. One of the more significant findings from this investigation is that the GaN FET features lower losses at short dead time duration (e.g. 20 ns) compared with the MOSFET. In the case of reduced dead time, despite the higher reverse conduction voltage drop of GaN FET, it features lower losses than MOSFET because of a lower output parasitic capacitance that implies a faster commutation and lower loss energy.

This investigation approach establishes a quantitative framework for detecting the optimal dead time for GaN FETbased low-voltage inverters in motor drive applications. This paper lays the groundwork for demonstrating that losses can be minimized by choosing a proper short dead time duration depending on the load.

Furthermore, the increasing of switching frequency in GaN-based inverter allows an output ripple current reduction and the dead time decrease acts on the quality of the waveforms with a benefit on the torque ripple diminishing reducing the vibration and increasing the motor drive reliability [\[5\].](#page-14-0)

<span id="page-13-4"></span>The application of GaN FETs leads to some opportunities to develop reliable, efficient, and size-compact solutions in motor drives. GaN transistors offer superior figures of merit compared to their silicon counterparts, facilitating size and weight reduction, and potentially lowering the bill-ofmaterial cost [\[27\], d](#page-14-21)espite of the higher cost of the GaN transistors compared to silicon MOSFETs. Specifically, the hard-switching figure of merit for 80∼100 V GaN provides a fourfold improvement compared to silicon MOSFETs [\[28\].](#page-14-22) Additionally, GaN's high operating frequency enables a reduction in the quantities of passive components required for input and output filters. This reduction further allows for

minimizing the overall size and weight of the application power converter boards, thereby decreasing the conductive area and the amount of copper in the PCBs. In particular, the switching frequency increasing reduces the dc link capacitors value and size. Instead, of electrolytic capacitors, non-polarized ceramic capacitors can be used with noticeable space and cost savings [\[8\].](#page-14-3)

### **IX. CONCLUSION**

This study has contributed valuable insights into the role of dead time in motor drive applications, shedding light on the performance disparities between GaN FETs and MOSFETs in the realm of reverse conduction and hard-switching transients, through simulation runs and experimental tests.

The paper has undertaken a comprehensive qualitative and quantitative exploration of reverse conduction losses, spanning various load current and dead time configurations for both GaN FETs and MOSFETs. To facilitate this analysis, a straightforward yet highly effective numerical tool was developed, based on real-world device characteristics and inverter drive electrical parameters. Furthermore, this study introduced a novel approach to gauging GaN FET losses during variable reverse conduction, defined by two threshold current values. The reverse recovery losses inherent to MOSFETs were estimated utilizing Lauritzen and Ma's physically-grounded diode model. A compelling comparison of reverse conduction losses between the two devices emerges, underscoring that GaN FETs exhibit superior performance when the dead time is relatively short. Conversely, MOSFETs emerge as more advantageous when dealing with long dead time intervals, thanks to their lower reverse conduction voltage.

Additionally, for switching leg GaN FETs and MOS-FETs featuring equivalent conduction resistance properties and identical breakdown voltage ratings two experimental boards with equivalent layouts are developed to carry out several switching dead time tests. Furthermore, the switching tests are used to implement simulation run in LTSpice to compare the energy losses during the dead time at variable current values. The test results show that adopting shorter dead times (i.e., 20 ns) brings clear advantages in terms of energy dissipated during switching for GaN FETs, while it is even counterproductive for MOSFETs.

## **REFERENCES**

- <span id="page-13-0"></span>[\[1\] Y](#page-1-1). Nakayama, Y. Kanazawa, F. Kondo, M. Inoue, K. Ohta, S. Doki, and K. Shiozaki, ''Efficiency improvement of motor drive system by using a GaN three phase inverter,'' in *Proc. IEEE Int. Conf. Ind. Technol. (ICIT)*, Feb. 2019, pp. 1599–1604, doi: [10.1109/ICIT.2019.8755018.](http://dx.doi.org/10.1109/ICIT.2019.8755018)
- <span id="page-13-1"></span>[\[2\] Z](#page-1-2). Zhao, P. Davari, W. Lu, H. Wang, and F. Blaabjerg, ''An overview of condition monitoring techniques for capacitors in DC-link applications,'' *IEEE Trans. Power Electron.*, vol. 36, no. 4, pp. 3692–3716, Apr. 2021.
- <span id="page-13-5"></span><span id="page-13-2"></span>[\[3\] J](#page-1-3). Wang, Y. Li, and Y. Han, ''Integrated modular motor drive design with GaN power FETs,'' *IEEE Trans. Ind. Appl.*, vol. 51, no. 4, pp. 3198–3207, Jul. 2015, doi: [10.1109/TIA.2015.2413380.](http://dx.doi.org/10.1109/TIA.2015.2413380)
- <span id="page-13-3"></span>[\[4\] F](#page-1-4). Chierchie, E. E. Paolini, and L. Stefanazzi, "Dead-time distortion shaping,'' *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 53–63, Jan. 2019, doi: [10.1109/TPEL.2018.2825218.](http://dx.doi.org/10.1109/TPEL.2018.2825218)
- <span id="page-14-0"></span>[\[5\] F](#page-1-5). Mandrile, S. Musumeci, and M. Palma, ''Dead time management in GaN based three-phase motor drives,'' in *Proc. 23rd Eur. Conf. Power Electron. Appl.*, Sep. 2021, pp. P1–P10, doi: [10.23919/EPE21ECCEEurope50061.2021.9570665.](http://dx.doi.org/10.23919/EPE21ECCEEurope50061.2021.9570665)
- <span id="page-14-1"></span>[\[6\] D](#page-0-0). Han and B. Sarlioglu, ''Deadtime effect on GaN-based synchronous boost converter and analytical model for optimal deadtime selection,'' *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 601–612, Jan. 2016, doi: [10.1109/TPEL.2015.2406760.](http://dx.doi.org/10.1109/TPEL.2015.2406760)
- <span id="page-14-2"></span>[\[7\] C](#page-0-0). Sørensen, M. L. Fogsgaard, M. N. Christiansen, M. K. Graungaard, J. B. Nørgaard, C. Uhrenfeldt, and I. Trintis, ''Conduction, reverse conduction and switching characteristics of GaN E-HEMT,'' in *Proc. IEEE 6th Int. Symp. Power Electron. Distrib. Gener. Syst. (PEDG)*, Jun. 2015, pp. 1–7, doi: [10.1109/PEDG.2015.7223051.](http://dx.doi.org/10.1109/PEDG.2015.7223051)
- <span id="page-14-3"></span>[\[8\] S](#page-0-0). Musumeci, F. Mandrile, V. Barba, and M. Palma, ''Low-voltage GaN FETs in motor control application; issues and advantages: A review,'' *Proc. Energies*, vol. 19, no. 1, p. 6378, 3390.
- <span id="page-14-4"></span>[\[9\] E](#page-0-0). Gurpinar, F. Iannuzzo, Y. Yang, A. Castellazzi, and F. Blaabjerg, ''Design of low-inductance switching power cell for GaN HEMT based inverter,'' *IEEE Trans. Ind. Appl.*, vol. 54, no. 2, pp. 1592–1601, Mar. 2018, doi: [10.1109/TIA.2017.2777417.](http://dx.doi.org/10.1109/TIA.2017.2777417)
- <span id="page-14-5"></span>[\[10\]](#page-0-0) F. Lima, M. Santos, J. Barata, and J. Aguiar, "Dead-time control system for a synchronous buck DC–DC converter,'' in *Proc. Int. Conf. Power Eng., Energy Electr. Drives*, Apr. 2007, pp. 423–428, doi: [10.1109/POW-](http://dx.doi.org/10.1109/POWERENG.2007.4380181)[ERENG.2007.4380181.](http://dx.doi.org/10.1109/POWERENG.2007.4380181)
- <span id="page-14-6"></span>[\[11\]](#page-0-0) M. Asad, A. K. Singha, and R. M. S. Rao, "Dead time optimization in a GaN-based buck converter,'' *IEEE Trans. Power Electron.*, vol. 37, no. 3, pp. 2830–2844, Mar. 2022, doi: [10.1109/TPEL.2021.](http://dx.doi.org/10.1109/TPEL.2021.3116126) [3116126.](http://dx.doi.org/10.1109/TPEL.2021.3116126)
- [\[12\]](#page-0-0) M. de Rooij, B. Perez, H. Qiu, and Y. Zhang, "A low voltage BLDC motor drive inverter using a monolithic GaN ePowe(TM) stage,'' in *Proc. PCIM Eur. Digit. Days Int. Exhibition Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage.*, Jul. 2020, pp. 1–7.
- <span id="page-14-7"></span>[\[13\]](#page-2-3) D. Han, A. Ogale, S. Li, Y. Li, and B. Sarlioglu, "Efficiency characterization and thermal study of GaN based 1 kW inverter,'' in *Proc. IEEE Appl. Power Electron. Conf. Exposition*, Mar. 2014, pp. 2344–2350.
- <span id="page-14-8"></span>[\[14\]](#page-2-4) S. Musumeci, V. Barba, F. Mandrile, M. Palma, and R. I. Bojoi, ''Dead time reverse conduction investigation in GaN-based inverter for motor drives,'' in *Proc. 48th Annu. Conf. IEEE Ind. Electron. Soc.*, Oct. 2022, pp. 1–6, doi: [10.1109/IECON49645.2022.9968787.](http://dx.doi.org/10.1109/IECON49645.2022.9968787)
- <span id="page-14-9"></span>[\[15\]](#page-3-3) S. Musumeci, M. Panizza, F. Stella, and F. Perraud, ''Monolithic bidirectional switch based on GaN gate injection transistors,'' in *Proc. IEEE 29th Int. Symp. Ind. Electron. (ISIE)*, Delft, Netherlands, Jun. 2020, pp. 1045–1050, doi: [10.1109/ISIE45063.2020.9152230.](http://dx.doi.org/10.1109/ISIE45063.2020.9152230)
- <span id="page-14-10"></span>[\[16\]](#page-3-4) A. Lidow, M. De Rooij, J. Strydom, D. Reusch, and J. Glaser, *GaN Transistors for Efficient Power Conversion*, 3rd ed., Hoboken, NJ, USA: Wiley, 2019.
- <span id="page-14-11"></span>[\[17\]](#page-3-5) K. Peng, S. Eskandari, and E. Santi, "Characterization and modeling of SiC MOSFET body diode,'' in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2016, pp. 2127–2135.
- <span id="page-14-12"></span>[\[18\]](#page-4-3) I. R. Bojoi, E. Armando, G. Pellegrino, and S. G. Rosu, "Selfcommissioning of inverter nonlinear effects in AC drives,'' in *Proc. IEEE Int. Energy Conf. Exhibition*, Sep. 2012, pp. 213–218.
- <span id="page-14-13"></span>[\[19\]](#page-4-4) M. Palma, S. Musumeci, F. Mandrile, and V. Barba, "Experimental evaluation of dead time reverse conduction losses in motor drives applications,'' in *Proc. PCIM Eur. Int. Exhibition Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage.*, May 2022, pp. 1–6, doi: [10.30420/565822072.](http://dx.doi.org/10.30420/565822072)
- <span id="page-14-14"></span>[\[20\]](#page-8-2) A. Acquaviva and T. Thiringer, ''Energy efficiency of a SiC MOSFET propulsion inverter accounting for the MOSFET's reverse conduction and the blanking time,'' in *Proc. 19th Eur. Conf. Power Electron. Appl.*, Sep. 2017, pp. P1–P9, doi: [10.23919/EPE17ECCEEurope.2017.](http://dx.doi.org/10.23919/EPE17ECCEEurope.2017.8099052) [8099052.](http://dx.doi.org/10.23919/EPE17ECCEEurope.2017.8099052)
- <span id="page-14-15"></span>[\[21\]](#page-8-3) J. S. Glaser and D. Reusch, "Comparison of deadtime effects on the performance of DC–DC converters with GaN FETs and silicon MOSFETs,'' in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2016, pp. 1–8, doi: [10.1109/ECCE.2016.7854939.](http://dx.doi.org/10.1109/ECCE.2016.7854939)
- <span id="page-14-16"></span>[\[22\]](#page-8-4) P. O. Lauritzen and C. L. Ma, "A simple diode model with reverse recovery,'' *IEEE Trans. Power Electron.*, vol. 6, no. 2, pp. 188–191, Apr. 1991, doi: [10.1109/63.76804.](http://dx.doi.org/10.1109/63.76804)
- <span id="page-14-17"></span>[\[23\]](#page-9-4) P. Varechaa, P. Makys, M. Sumegaa, and P. Sovicka, ''Power losses analysis in MOSFET 3-phase high current power inverter for automotive application area,'' in *Proc. 13th Int. Sci. Conf. Sustain., Modern Safe Transp.*, 2019, pp. 571–578.
- <span id="page-14-18"></span>[\[24\]](#page-11-2) V. Barba, S. Musumeci, M. Palma, and R. Bojoi, "Dead time reduction strategy for GaN-based low-voltage inverter in motor drive system,'' in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2023, pp. 2385–2390, doi: [10.1109/APEC43580.2023.10131652.](http://dx.doi.org/10.1109/APEC43580.2023.10131652)
- <span id="page-14-19"></span>[\[25\]](#page-12-2) G. Verneau, L. Aubard, J.-C. Crebier, C. Schaeffer, and J.-L. Schanen, ''Empirical power MOSFET modeling: Practical characterization and simulation implantation,'' in *Proc. Conf. Rec. IEEE Ind. Appl. Conf. 37th IAS Annu. Meeting*, Sep. 2002, pp. 2425–2432, doi: [10.1109/IAS.2002.1042785.](http://dx.doi.org/10.1109/IAS.2002.1042785)
- <span id="page-14-20"></span>[\[26\]](#page-12-3) V. Barba, L. Solimene, M. Palma, S. Musumeci, C. S. Ragusa, and R. Bojoi, ''Modelling and experimental validation of GaN based power converter for LED driver,'' in *Proc. IEEE Int. Conf. Environ. Electr. Eng. IEEE Ind. Commercial Power Syst. Eur.*, Jun. 2022, pp. 1–6, doi: [10.1109/EEEIC/ICPSEurope54979.2022.9854660.](http://dx.doi.org/10.1109/EEEIC/ICPSEurope54979.2022.9854660)
- <span id="page-14-21"></span>[\[27\]](#page-13-4) F. Scrimizzi, F. Cammarata, G. D'Agata, G. Nicolosi, S. Musumeci, and S. A. Rizzo, ''The GaN breakthrough for sustainable and cost-effective mobility electrification and digitalization,'' *Electronics*, vol. 12, no. 6, p. 1436, Mar. 2023, doi: [10.3390/electronics12061436.](http://dx.doi.org/10.3390/electronics12061436)
- <span id="page-14-22"></span>[\[28\]](#page-13-5) E. A. Jones, M. de Rooij, and S. Biswas, "GaN based DC–DC converter for 48 V automotive applications,'' in *Proc. IEEE Workshop Wide Bandgap Power Devices Appl. Asia*, May 2019, pp. 1–6, doi: [10.1109/WIPDAA-](http://dx.doi.org/10.1109/WIPDAASIA.2019.8760327)[SIA.2019.8760327.](http://dx.doi.org/10.1109/WIPDAASIA.2019.8760327)



S. MUSUMECI (Member, IEEE) received the M.Sc. and Ph.D. degrees in electrical engineering from the University of Catania, Catania, Italy, in 1991 and 1995, respectively. From 1996 to 2001, he was with the Research and Development Department, STMicroelectronics Catania, as an Application Engineer on power device applications. From 2001 to 2017, he was involved in several research collaborations with the Department of Electrical Electronic and Systems Engineering,

University of Catania. Since 2018, he has carried out research activity with the Energy Department ''Galileo Ferraris,'' Politecnico di Torino, Turin, Italy, in the field of power electronics, electrical machines, and drives. He is currently an Associate Professor. Furthermore, he is involved in the Power Electronics Innovation Center (PEIC), a competence center of the Politecnico di Torino focused on power electronics. His research interests include advanced power devices, switching power converter applications, high-efficiency industrial motors, magnetic materials and their applications, battery management systems, and automotive power electronic applications.



V. BARBA (Graduate Student Member, IEEE) received the M.Sc. degree in electrical engineering from Politecnico di Torino, Italy, in 2021, where he is currently pursuing the Ph.D. degree. He is involved with the Power Electronics Innovation Center (PEIC), Politecnico di Torino. His research interest includes Gallium Nitrite FET in power converters, especially when they are used in motor drive applications.



F. STELLA (Member, IEEE) received the bachelor's, master's, and Ph.D. degrees in electrical engineering from Politecnico di Torino, Turin, Italy, in 2012, 2015, and 2019, respectively. In 2017, he was a Visiting Ph.D. Student with the University of Nottingham, U.K. He is currently a Research Fellow and an Assistant Professor with Politecnico di Torino. His research interests include the design of power electronic converters, focusing on SiC semiconductors and reliability

issues, and the control of converters via embedded systems.



F. MANDRILE (Member, IEEE) received the M.Sc. and Ph.D. degrees in electrical engineering from Politecnico di Torino, Italy, in 2017 and 2021, respectively. He is currently an Assistant Professor with the Dipartimento Energia ''G. Ferraris,'' Politecnico di Torino. His main research interests include virtual synchronous machines and power electronics for grid-connected applications, on which he focused the Ph.D. studies and current research activity.



R. BOJOI (Fellow, IEEE) received the M.Sc. degree in electrical engineering from the Technical University of IASI, Romania, in 1993, and the Ph.D. degree in electrical engineering from Politecnico di Torino, Turin, Italy, in 2002. He is currently a Full Professor of power electronics and electrical drives with the Dipartimento Energia ''G. Ferraris,'' and the Chair of the Power Electronics Innovation Center (PEIC), Politecnico di Torino. He has published more than 200 papers

covering electrical drives and power electronics for industrial applications, transportation electrification, power quality, and home appliances. He was involved in many research projects with industry for direct technology transfer aiming at obtaining new products. He was a co-recipient of six IEEE prize paper awards. He is the Co-Editor-In-Chief of IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS.

 $\sim$   $\sim$ 



M. PALMA (Member, IEEE) received the M.Sc. degree in electronic engineering from Politecnico di Torino and the M.B.A. degree from the Bocconi Management School, Milan, Italy. He was with International Rectifier and after at Infineon as an Application Engineer in the field of integrated motor drive modules. In 2019, he joined Efficient Power Conversion (EPC), where he is currently the Director of motor drive systems and applications. He has more than 20 years of experience in motor

control power electronics ranging from switches to gate drivers, controllers, and algorithms. He is the author of several articles and patents in the field of power electronics applications and motor control.

Open Access funding provided by 'Politecnico di Torino' within the CRUI CARE Agreement