

Received 10 July 2024, accepted 23 July 2024, date of publication 29 July 2024, date of current version 14 August 2024.

Digital Object Identifier 10.1109/ACCESS.2024.3434666

## RESEARCH ARTICLE

# Fully Soft-Switched Single-Switch High Gain DC–DC Topology Based on Coupled Inductor

SOHRAB ABBASIAN<sup>1</sup>, (Student Member, IEEE),  
MOHAMMAD FARSIJANI<sup>2</sup>, (Student Member, IEEE), HANIYEH KATIRAEI<sup>3</sup>,  
HOSSEIN HAFEZI<sup>1,4</sup>, (Senior Member, IEEE), AND TOMI ROINILA<sup>1</sup>, (Member, IEEE)

<sup>1</sup>Faculty of Information Technology and Communication Sciences, Tampere University, 33100 Tampere, Finland

<sup>2</sup>Faculty of Electrical Engineering, K. N. Toosi University of Technology, Tehran 16317-14191, Iran

<sup>3</sup>Department of Electrical Engineering, Islamic Azad University, Roudehen Branch, Roudehen 14778-93855, Iran

<sup>4</sup>Grid solutions, GE Vernova, 33730 Tampere, Finland

Corresponding author: Sohrab Abbasian (Sohrab.abbasiankasehgari@tuni.fi)

**ABSTRACT** High-gain DC/DC converters play critical roles in most renewable-energy applications such as wind and solar power. A significant number of the high-gain converters are utilized to boost voltage gain by employing an excessive duty cycle and low turn ratio. However, the operation in high duty cycle raises losses and costs, lowers system effectiveness, and results in a low efficiency. This paper proposes a novel solution for a high-gain DC/DC boost converter. The proposed converter can be utilized in low input voltage scenarios that require a large voltage gain, such as solar photovoltaic panels and fuel cells. The novel topology is characterized by a simple operation, high voltage gain, improved efficiency by utilizing two resonance circuits, and continuous input current. An experimental high-gain boost converter with a power output of 300 watts and a voltage ranging from 20 volts to 160 volts is utilized to demonstrate the efficiency of the proposed converter topology.

**INDEX TERMS** High gain converter, DC to DC converter, two windings coupled-inductor, zero current switching.

## I. INTRODUCTION

Solar energy infrastructure has become more decentralized, allowing individuals and communities to generate and store their own solar power, reducing reliance on traditional energy sources [1], [2]. One of the main challenges in such a production is the variations in the produced power due to continuously varying weather conditions and loads. High step-up voltage DC/DC converter topologies with higher efficiency are often employed to correct tracking of the output and raise the low photovoltaic (PV) voltage level to appropriate DC level required for inverters when connecting PV supplies to the electrical grid and obtaining the maximum energy potential from such sources under various operating environments [3]. Typically, a voltage ranging from 200 V

to 400 V or even higher is supplied through the ac network or inverters. PV or batteries with cells can be linked in series or, ideally, in parallel to avoid voltage imbalance between the cells. However, the voltage levels using such links are often insufficient thus necessitating the use of DC/DC converters [17], [18], [19], [20], [21], [22], [23].

Recent studies have widely applied DC/DC boost converters to obtain an additional voltage gain in high-voltage applications [4]. An interleaved DC/DC boost converter was implemented in [5] by connecting two conventional boost converters in parallel to obtain high voltage gain with low current stresses. Notably, this approach posed challenges related to control complexity, efficiency trade-offs, and component sizing. Voltage-multiplier modules of capacitors, inductors and diodes with a voltage-raise circuit were applied in [6] to enhance the converter voltage gain. However, the method was not cost effective because the solution consisted of three

The associate editor coordinating the review of this manuscript and approving it for publication was Zhilei Yao<sup>id</sup>.

independent topologies and cores. The work in [7] applied single-switch three-diode converters operating at constant frequency and constant duty cycle. The presented topology provided a high voltage gain, but the method resulted in discontinuous input current due to the series connection of the primary switch with the input DC supply. A coupled-inductor (CI) flyback converter was introduced in [8], and two coupled-inductor-based Z-source networks were presented in [9] to substantially increase the voltage gains. The drawbacks of these methods included a complexity in CI design and significant winding losses, respectively.


The work in [10] presented a high-gain converter topology based on a CI with three-windings. While this topology had a common-ground feature the input current was discontinuous. The modified topology in [11] had a continuous input current while the voltage gain for renewable sources was not sufficient. The converters in [12] and [13] had an appropriate voltage gain and the input current was continuing, but there was no soft-switching operation, and the switching losses were high. The converters in [14] and [15] had a soft switching operation only for the output diode and the input current was discontinuous. In the topologies presented in [16], not only these issues were solved, but also a fully soft switching for the single switch of the converter was considered. In order to achieve fully soft switching, the input current was damaged and made discontinuous, which required bulky capacitors at the input side.

This paper proposes a novel converter topology designed to address several critical issues in high step-up voltage DC/DC converters. The topology is characterized by its exceptional capability to ensure continuous input current, significantly improved efficiency, and higher voltage gain. This design enables seamless integration with renewable energy sources, such as solar panels, making it an ideal solution for clean energy applications.

The rest of the paper is organized as follow. The proposed converter topology and its operation principles are presented in Section II. Section III characterizes the proposed converter in terms of the semiconductors and other parameters. Section IV compares the proposed topology to other high-gain converter topologies. Performance analysis and component design are presented in Section V, followed by experimental results of the proposed converter configuration in Section VI. Finally, Section VII draws conclusion.

## II. PROPOSED HIGH GAIN TOPOLOGY AND OPERATION PRINCIPLES

The suggested high step-up topology is an enhanced topology with some specific features. Fig. 1 (a) shows a high gain single switch topology in [25]. Unfortunately, there is no soft switching process at turning off the switch in this configuration and the switching losses are high. Fig. 1 (b) is a novelty for decreasing the switching loss and we can use it for zero voltage switching (ZVS) operation in some




**FIGURE 1. Topology derivation. (a). Topology in [24], (b). Circuit for achieving soft-switch operation (c). Topology in [1], (d)Suggested step up DC to DC topology.**

specific configurations like topology in [1] which is shown in Fig. 1 (c).


The topology in [1] has an outstanding operation with minimum switching loss but the input current of this configuration is not continuous. A novel single MOSFET common ground topology having enhanced voltage gain is originally presented in order to get a high gain DC/DC topology for renewable sources, as depicted in Fig. 1 (d). Two resonance circuits are used that cause fully soft switching of the switch and decrease the voltage spikes of the components. Single CI with two windings, Single MOSFET ( $S$ ), six diodes ( $D_{1-6}$ ), six capacitors  $C_{1-6}$ , are used in the proposed topology. The CI in this converter is represented by an idealized transformer ( $N_p$  and  $N_s$ ), with a magnetizing inductance  $L_m$  and a leakage inductance  $L_{lk}$ .

Equivalent circuit of the Suggested topology during six modes are depicted in Fig. 2 (a)-(f). Fig. 3 shows the main waveforms of the recommended topology.

**Mode 1.** Figure 2 (a) shows the equivalent circuit during mode one. At the beginning of this mode the MOSFET is turned on in zero current switching (ZCS) condition. The reason for this soft switching operation is related to input inductor and leakage inductance. In this mode the output



**FIGURE 2.** Equivalent circuit of the suggested topology during (a) Mode 1, (b) Mode 2, (c) Mode 3, (d) Mode 4, (e) Mode 5, and (f) Mode 6.



**FIGURE 3.** Essential waveforms of suggested High gain topology.

diodes  $D_3$  and  $D_6$  are reversed bias and diodes  $D_1$ ,  $D_4$ , and  $D_5$  are in forward bias state. As it can be found from Fig. 3, diode  $D_1$  is turned on in ZCS due to inductor  $L_1$ .

**Mode 2.** This mode begins when output diode  $D_6$  is in forward bias state. This diode turns on in ZCS condition due to resonance of the leakage inductance and  $C_2$ . The following equation can be obtained from this mode:

$$V_O = V_{C3} + V_{C6} \quad (1)$$

$$I_S = I_{in} + I_{lm} + I_{N1} + I_{L1} \quad (2)$$

$$V_{Lm}^D = \left[ \frac{L_m}{L_m + L_k} \right] V_{C2} = kV_{C2} \quad (3)$$

$$V_{Lk}^D = \left[ \frac{L_k}{L_m + L_k} \right] V_{C2} = (1 - k)V_{C2} \quad (4)$$

$$V_{Lin}^D = V_{in} \quad (5)$$

$$V_{N2}^D = nV_{Lm}^D = knV_{C2} \quad (6)$$

$$V_{C4} + V_{C5} + V_{N2}^D = V_{C6} \quad (7)$$

**Mode 3.** In this mode, the resonant of the leakage inductance and  $C_2$  is finished and  $D_6$  turns off in ZCS. This mode lasts until the resonance of the  $L_1$  and  $C_1$  is finished and the switched turns off.

**Mode 4.** In this mode, most of the leakage inductance energy is stored in  $C_1$  and it causes the switch voltage is increased slightly. On the other hand, switch turns off in zero voltage switching condition. It should be mentioned that  $C_1$  and  $L_1$  are not bulky passive components and they just utilized to absorb the leakage inductance energy which is caused high voltage spike on the switch and other components. The following equations can be obtained from this mode.

$$V_{C1} + V_{C2} + nV_{Lm}^D = V_{in} \quad (8)$$

$$V_{C1} = -V_{Lm}^{D'} - V_{Lk}^{D'} \quad (9)$$

**Mode 5.** By turning off  $D_2$ ,  $D_3$  turns on and the energy of  $L_{in}$  and the rest of the leakage inductance energy stored in  $C_3$  through this diode. All the  $L_{lk}$  energy recycled in this mode and previous mode and the voltage spike of semiconductors are omitted completely. Also in this mode,  $C_4$  and  $C_5$  are charged through  $D_4$ ,  $D_5$ , and  $N_s$ .

$$V_{Lin}^{D'} = V_{in} - V_{C3} \quad (10)$$

$$V_{Lm}^{D'} + V_{Lk}^{D'} = V_{Lin}^{D'} + V_{C1} - V_{in} \quad (11)$$

$$V_{Lm}^{D'} = V_{C2} - V_{C3} \quad (12)$$

$$V_{Lk}^{D'} = k(V_{C2} - V_{C3}) \quad (13)$$

**Mode 6.** By turning off  $D_3$ , this mode is started and like as previous mode  $C_4$  and  $C_5$  are continued to charge. This mode ends when the switch turns on.

$$V_{Lin}^{D'} - V_{Lm}^{D'} - V_{Lk}^{D'} = V_{in} - V_{C2} \quad (14)$$

$$V_{C4} = V_{C5} = -V_{N2}^{D'} = -nV_{Lm}^{D'} \quad (15)$$

$$V_{N2}^{D'} = -V_{C1} + V_{C2} + V_{C3} - V_{C4} \quad (16)$$

### III. VOLTAGE GAIN AND VOLTAGE STRESSES OVER THE MOSFET, DIODE(S), AND CAPACITOR(S)

#### A. $G_m$ CALCULATION

By utilizing the volt-second equilibrium axiom for both input inductor and magnetizing inductance ((5) and (10))  $V_{C3}$  is obtained:

$$\int_0^D V_{Lin}^D + \int_D^1 V_{Lin}^{D'} = 0 \rightarrow V_{C3} = \frac{V_{in}}{D'} \quad (17)$$

According to (16) and by utilizing the volt-second equilibrium axiom for magnetizing inductance and leakage inductance from (3), (4), (12), and (13)  $V_{C2}$  is obtained as follow:

$$\int_0^D (V_{Lm}^D + V_{Lk}^D) + \int_D^1 (V_{Lm}^{D'} + V_{Lk}^{D'}) = 0 \rightarrow V_{C2} = V_{in} \quad (18)$$

By substituting (18) into (6) this equation is obtained:

$$V_{N2}^D = nkV_{in} \quad (19)$$

By substituting (17) and (18) into (12) this equation is obtained:

$$V_{Lm}^{D'} = -k \frac{D}{D'} V_{in} \quad (20)$$

According to (15) and (20)  $V_{C4}$  and  $V_{C5}$  are obtained:

$$V_{C4} = V_{C5} = -V_{N2}^{D'} = nk \frac{D}{D'} V_{in} \quad (21)$$

By substituting (19) and (21) into (7)  $V_{C6}$  is obtained:

$$V_{C6} = nk \frac{1+D}{D'} V_{in} \quad (22)$$

By substituting (17) and (22) into (1)  $V_O$  is obtained:

$$V_O = \frac{V_{in}}{D'} + nk \frac{1+D}{D'} V_{in} \rightarrow V_O = \frac{1+nk+nkD}{D'} V_{in} \quad (23)$$

The nominal voltage gain of proposed converter in continuous conduction mode (CCM) is obtained:

$$G_{mCCM} = \frac{V_o}{V_{in}} = \frac{1+nk+nkD}{D'} \quad (24)$$

Hence, if the coupled inductor leakage inductance is not considered, it means the coupling coefficient  $k$  is equal to 1.

$$G_{mCCM} = \frac{V_o}{V_{in}} = \frac{1+n(1+D)}{D'} \quad (25)$$

Also, the  $V_{C1}$  is calculated from (9), and (20):

$$V_{C1} = \frac{D}{D'} V_{in} \quad (26)$$

#### B. VOLTAGE STRESS OF SEMICONDUCTORS

As indicated by past calculations, the MOSFET and diodes voltage stress is obtained from these following equations (27)-(31).

$$V_S = V_{D3} = V_{C3} = \frac{V_{in}}{D'} \quad (27)$$

$$V_{D1} \approx V_{C3} - V_{C1} = \frac{D}{D'} V_{in} \quad (28)$$

$$V_{D2} = V_{C2} + V_{C1} = \frac{V_{in}}{D'} \quad (29)$$

$$V_{D4} = V_{D5} = V_{C4} + V_{N2}^D = \frac{n}{D'} V_{in} \quad (30)$$

$$V_{D6} = V_{C6} - V_{C4} - V_{C5} - V_{N2}^{D'} = \frac{n}{D'} V_{in} \quad (31)$$

#### C. CURRENT STRESS OF SEMICONDUCTORS

To obtain conducting current of the MOSFET, assume  $L_{in}$  and  $L_m$  are adequate to ignore the current ripple. Ignoring the converter losses results in the following relationships:

$$I_{in} \approx I_{in(avg)} = G_m I_O \quad (32)$$

$$I_{lm} \approx I_{lm(avg)} = n I_O \quad (33)$$

The currents of the topology diodes are as follows:

$$I_{D1(peak)} \approx \frac{V_{C1}}{Z_{r1}} = \frac{DV_{in}}{D' \sqrt{\frac{L_1}{C_1}}} \quad (34)$$

$$I_{D2(peak)} \approx I_{in} + I_{lm} + \frac{V_{C1}}{Z_{r1}} = (G_m + n) I_O + \frac{DV_{in}}{D' \sqrt{\frac{L_1}{C_1}}} \quad (35)$$

$$I_{D3(peak)} \approx I_{in} + I_{lm} = (M + n) I_O \quad (36)$$

$$I_{D4(peak)} = I_{D5(peak)} \approx \frac{(M + n) I_O}{2n} \quad (37)$$

According to [25] it can be assumed  $0.5 * T_{r2} = D * T_s$  and for calculating  $I_{D6}$ :

$$I_{D6(peak)} \approx \frac{\pi T_s I_O}{T_{r2}} = \frac{\pi I_O}{2D} \quad (38)$$

Also, the switch current is approximately equal to:

$$I_S \approx I_{in} + I_{lm} + \frac{DV_{in}}{D' Z_{r1}} \sin(\omega_{r1} t) + \frac{\pi T_s I_O}{T_{r2}} \sin(\omega_{r2} t) \quad (39)$$

Thus, the MOSFET maximum current is:

$$I_{S(peak)} \approx (M + n) I_O + \frac{DV_{in}}{D' Z_{r1}} + \frac{N \pi T_s I_O}{T_{r2}} \quad (40)$$

**D. DISCONTINUOUS CONDUCTING MODE (DCM) ANALYSE**

According to (16) and by utilizing the volt-second equilibrium axiom for magnetizing inductance and leakage inductance from (3), (12)  $V_{C2}$  is obtained as follow:

$$\int_0^D V_{Lm}^D + \int_D^{D_1} V_{Lm}^{D'} = 0 \rightarrow V_{C2} = \frac{D_1 - D}{D_1 D'} V_{in} \quad (41)$$

By substituting (41) into (6) obtains:

$$V_{N2}^D = nk \frac{D_1 - D}{D_1 D'} V_{in} \quad (42)$$

By substituting (17) and (41) into (12) result in:

$$V_{Lm}^{D'} = k \left( \frac{D_1 - D}{D_1 D'} V_{in} - \frac{V_{in}}{D'} \right) \quad (43)$$

According to (15) and (43)  $V_{C4}$  and  $V_{C5}$  are obtained:

$$V_{C4} = V_{C5} = -V_{N2}^{D'} = nk \left( \frac{V_{in}}{D'} - \frac{D_1 - D}{D_1 D'} V_{in} \right) \quad (44)$$

By substituting (42) and (44) into (7)  $V_{C6}$  gives:

$$V_{C6} = nk \left( \frac{D_1 + D}{D_1 D'} \right) V_{in} \quad (45)$$

By substituting (17) and (45) into (1)  $V_O$  obtains:

$$V_O = \frac{V_{in}}{D'} + nk \left( \frac{D_1 + D}{D_1 D'} \right) V_{in} \quad (46)$$

The nominal voltage gain of proposed converter is given as:

$$G_{mDCM} = \frac{V_o}{V_{in}} = \frac{D_1 + nkD_1 + nkD}{D_1 D'} \quad (47)$$

Hence, if the coupled inductor leakage inductance is not considered, it means the coupling coefficient  $k$  is equal to 1.

$$G_{mDCM} = \frac{V_o}{V_{in}} = \frac{D_1 + n(D_1 + D)}{D_1 D'} \quad (48)$$

Also, the  $V_{C1}$  is calculated from (9), and (43):

$$V_{C1} = \frac{V_{in}}{D'} - \frac{D_1 - D}{D_1 D'} V_{in} \quad (49)$$

According to (37) the peak current of  $D_5$  is equal as

$$I_{D5(peak)} \approx \frac{I_O}{2D_1} \quad (50)$$

On the other hand, the peak current of the  $I_{Lm}$  can given as

$$I_{Lm(peak)} = \int_0^{DT_s} \frac{1}{L_m} V_{Lm}^D dt = \frac{DV_{in}}{L_m f_s} \quad (51)$$

Also, the peak current of  $D_5$  can be derived as

$$I_{D5(peak)} = \frac{I_{Lm(peak)}}{2n} = \frac{DV_{in}}{2nL_m f_s} \quad (52)$$

By substituting (50) in (52),  $D_1$  is given by

$$D_1 = \frac{nL_m f_s I_O}{V_{in} D} \quad (53)$$




FIGURE 4. The boundary between DCM and CCM of  $L_m$ .

By substituting (53) in (48),  $G_{mDCM}$  is obtained as

$$G_{mDCM} = \frac{V_o}{V_{in}} = \frac{\frac{nL_m f_s I_O}{V_{in} D} + n \left( \frac{nL_m f_s I_O}{V_{in} D} + D \right)}{\frac{nL_m f_s I_O}{V_{in} D} D'} \quad (54)$$

Also, according to (33) the following is obtained:

$$I_{Lm} = nI_O = n \frac{V_O}{R} \quad (55)$$

Based on the inductor voltage equation, we have the following equation:

$$\Delta I_{Lm} = \frac{V_{Lm} D T_s}{L_m} = \frac{D}{L_m * f_s} V_{in} \quad (56)$$

The magnetic inductance current  $I_{Lm}$  respectively should be higher than  $\Delta I_{Lm}$  since the magnetic parts were developed for CCM. According to (55) and (56) the following is obtained.

$$\Delta I_{Lm} < I_{Lm} \rightarrow \frac{D}{L_m * f_s} V_{in} < n \frac{V_O}{R} \quad (57)$$

According to above equations and (25) it can be written:

$$L_m > \frac{RDD'}{n \times (1 + n(1+D)) \times f_s} \quad (58)$$

Fig. 4. shows boundary conditions for magnetizing inductance.

**IV. COMPARISON**

While employing power converters, it is nearly impossible to attain the best outcomes for all construction and operational conditions. As a consequence, a trade-off should be made between the number of passive and active components, voltage gain, device stresses, and so on. The goal of this section is to provide a fair assessment of the suggested and other state-of-the-art high step-up DC-DC designs using CI. Table 1 compares the major characteristics of the recommended converter to those of existing converters provided in [14], [15], [19], [20], [21], [22], [23], and [24]. It is important to note that there are some components in the suggested topology with very low voltage and current ratings. For instance, as we

TABLE 1. Comparison of suggested topology with other topologies.

Ref.	Soft switch operation	Voltage Gain	Normalized Maximum voltage Stress on switches	Normalized Maximum voltage Stress on diode	Numbers of			
					CI + I	S	D	C
[14]	ZCS	$\frac{4}{1-D}$	$\frac{1}{4}$	$\frac{D}{1+n}$	2+0	4	4	4
[15]	Hard switching	$\frac{1+2n-nD}{1-D}$	$\frac{1}{1+2n+nD}$	$\frac{n}{1+2n+nD}$	1+0	1	4	4
[19]	ZCS	$\frac{1+n}{1-D}$	$\frac{1}{1+n}$	$\frac{n}{1+n}$	1+1	1	3	4
[20]	ZCS	$\frac{n+2}{1-D}$	$\frac{1}{2+n}$	$\frac{1+n}{2+n}$	1+1	1	3	4
[21]	ZCS	$\frac{(2n-1)+nD(n-1)}{(1-D)(n-1)}$	$\frac{(n-1)}{(2n-1)+nD(n-1)}$	$\frac{n(n-1)}{(2n-1)+nD(n-1)}$	2+0	2	2	4
[22]	Hard switching	$\frac{1+5D}{1-D}$	$\frac{2D}{2-2D}$	$\frac{2D}{1-D}$	0+6	2	13	1
[23]	ZCS	$\frac{2n-1}{(n-1)(1-D)}$	$\frac{1}{1+nD+D}$	$\frac{n+1}{1+nD+D}$	1+1	2	2	4
[24]	Hard switching	$\frac{2+n}{1-D}$	$\frac{2n}{1+2n}$	×	1+0	2	4	3
Conventional Boost converter	Hard switching	$\frac{1}{1-D}$	1	1	0+1	1	1	1
Proposed Topology	Fully soft switch	$\frac{1+n(1+D)}{D}$	$\frac{1}{1+n(1+D)}$	$\frac{n}{1+n(1+D)}$	1+2	1	6	6

can found from Fig.6 the size of  $L_1$  and  $C_1$  are very low, and these components are ignorable in terms of power rating. As a consequence, it is essential to consider this point when we want to compare topologies together.

Additional voltage gain, voltage stress on switches, and output diode evaluations are shown in Fig. 5. In Fig. 5 (a), in terms of duty cycle, the proposed architecture offers the highest voltage gain between competitors especially in higher duty cycles. While the conventional boost converter has a lower number of components, but its voltage gain is also much lower than other topologies in this comparison. Fig. 5 (b) depicts the standardized voltage stress across the MOSFET ( $V_S/V_o$ ) vs. the duty cycle of the MOSFET. The standardized voltage stress of the primary switch of the proposed converter is less than 0.33 for all duty cycle levels, as indicated in the figure.

Fig. 5 (c) depicts the standardized voltage stress across the output diodes ( $V_{D_o}/V_o$ ). This figure demonstrates that the voltage stress over the power diodes of the suggested converter is inside an acceptable range (lower than 0.7 for any duty cycles). Moreover, the normalized diode stress of suggested topology is less than conventional boost converter for any duty cycle value.

Table 2 shows a comparison in terms of cost between the suggested topology and similar converters. As the table shows, the total cost of suggested converter is not higher than similar topologies and the main reason of this is related to low size components in suggested topology.

## V. DETAILED ANALYSIS

### A. EFFICIENCY ESTIMATION

In the earlier sections, the assessment of voltage and current stresses on the elements were carried out by selecting


TABLE 2. Comparison cost of suggested topology with other topologies.

Ref.	Cost of			
	CI + I	S	D	C
[14]	\$11.4	\$25.72	\$40.96	\$7.1
[15]	\$9.24	\$1.85	\$12.1	\$20.1
[19]	\$4.22	\$1.48	\$6.39	\$12
[20]	\$31.93	\$4.07	\$4.44	\$4.4
[21]	\$11	\$4.04	\$44.56	\$7.7
[22]	\$114	\$7.46	\$22.03	\$0.5
[23]	\$13.5	\$13.46	\$2.5	\$3.94
[24]	\$14.4	\$8.44	\$4.5	\$6.72
Proposed Topology	\$12	\$1.106	\$8.76	\$4.8

appropriate duty cycles and turn ratios to reduce these stresses. In this section, the examination of how energy is naturally dissipated in the provided topology is undertaken to validate the efficient operation of the converter. The proposed topology will operate according to the details provided in Table 2 .Please note that the prices listed in Table 2 are sourced from reputable suppliers such as Mouser Electronics, Digi-Key, and AliExpress.

The active power MOSFET experiences two types of dissipation: switching losses and conduction losses. Thanks to the soft switching operation, which smoothly increases the current from zero to its rated value when turning ON and gradually decreases the voltage from zero to its rated value when turning off, the switching losses for the MOSFET are minimal. The conduction loss can be calculated as:

The conduction loss can be determined by considering the switch on-resistance ( $R_{DS(on)}$ ) during the conduction mode, as specified in the datasheet. Notably, in the experimental prototype, the conduction losses were found to be 1.63 W as



**FIGURE 5.** a) Comparison of voltage gain changes of various topologies vs duty ratio  $D$ . b) comparison normalized voltage stress of switch vs duty cycle in some converters. c) normalized voltage stress of output diode.


calculated using Equation (59) because  $R_{ds(on)} = 6.3 \text{ m}\Omega$ ,  $I_{switch} = 14.7 \text{ A}$ .

$$P_{Switch-conduction} = R_{DS(On)} * I_{D(RMS)}^2 \quad (59)$$

The conduction dissipation of diodes can be summarized as follows:

$$P_{Diode} = V_{Forward} * I_{D(RMS)} \quad (60)$$

This conduction dissipation of diodes can be calculated using the diode's threshold voltage ( $V_{Forward}$ ) as specified in the datasheet and the Root Mean Square current ( $I_{D(RMS)}$ ). In the experimental prototype, the diode conduction losses



**FIGURE 6.** Power losses of different elements within the presented topology shown by a pie-chart.

were found to be 7.78W as calculated using Equation (60) because all diodes current are equal as output current 1.63 A and the  $V_F$  these diodes  $D_1, D_2, D_3$  are equal 0.72 V and  $V_F$  these diodes  $D_4, D_5, D_6$  are equal 0.87 V. To calculate the losses in the capacitors, we considered an equivalent series resistor (ESR) of 100 m $\Omega$  for the Aluminum Electrolytic Capacitors and disregarded the MKT capacitors because (ESRs are near zero in high frequency). The total losses in the capacitors are as follows

$$P_{Capacitors} = ESR * I_{C(RMS)}^2 \quad (61)$$

With  $I_{C(RMS)}$  representing the RMS current of the capacitor, the practical ESR losses have been determined to be 1.36 W using Equation (61) because (24 is  $L_m$  core volume in  $\text{cm}^3$  and power loss of this inductor in frequency of 50 kHz is 257 mW/ $\text{cm}^3$  according to datasheet). Moreover, it is imperative to acknowledge that the cores of both transformers are subject to hysteresis and eddy current losses. When operating at a switching frequency of 50 kHz, the ETD49 (coupled inductor) experiences a dissipation of 6.16 W, while the T131-52 iron powder core ( $L_{in}$ ) at the same frequency incurs a dissipation of approximately 2.18W because  $6.84 \times 2$  is  $L_{in}$  core volume in  $\text{cm}^3$  and power loss of this inductor in frequency of 50 kHz is 160 mW/ $\text{cm}^3$  according to datasheet. Hence, to determine the total magnetic loss (with wiring loss neglected due to its litz wire characteristics, and  $L_1$  excluded due to its small size and current) is equal 8.34 W.

The overall losses are depicted in a pie chart in Fig. 6 for the implemented converter, with an input voltage ( $V_{in}$ ) of 20 V and an output load of 300 W.

At the end of this part, it is important to note that there are indeed gate driver losses even when the operation of the MOSFET is fully soft-switched and our estimation in this section aimed to highlight the significant reduction in switching losses due to zero voltage switching. Moreover, it is important to note that gate driver loss of suggested converter is lower than topologies with more than one active switch.

## B. COMPONENTS DESIGNS

### 1) INPUT FILTER DESIGN

By presupposing a 15% fluctuation in input current, we can determine the required dimensions of the input inductor using

TABLE 3. Converter parameters.

Parameters	Description/ Value
<b>Switch:</b> $S$	HY3912 MOSFET, 6.3 mΩ on-resistance
<b>Diodes:</b> $D_1, D_2, D_3$ $D_4, D_5, D_6$	MBR20100CT Schottky diode MBR20200CT Schottky diode
<b>Magnetic coupled Inductor:</b> $L_m$	Turns ratio: 2 ( $N_1:N_2=20:40$ ) Core: ETD 49/25/16 ferrite core Magnetizing inductance: 130 μH With PSPS winding Leakage inductance :1 μH
<b>Inductors:</b> $L_{in}$ $L_1$	220 μH, 23 turns wrapped on double T131-52 iron powder core 100 μH, 40 turns wrapped on T68-26 iron powder core
<b>Capacitors:</b> $C_1$ $C_2, C_4, C_5$ $C_3$ $C_6$	270 nF, 50 V (MKT) 10 μF, 100 V (MKT) 220 μF, 180 V 220 μF, 400 V
<b>Switching Frequency</b>	50 KHz
<b>Output Power</b>	300 W
<b>Input Voltage</b>	20 V

the following equation:

$$L_{Lin} = \frac{V_{in}D}{\Delta I_{inf_s}} \rightarrow L_{Lin} > 167 \mu H \quad (62)$$

2) CAPACITORS DESIGN

To determine the capacitor sizes, the following equations are employed under the assumptions of 0.5% voltage ripple for  $C_3$ , 5% voltage ripple for  $C_4$  and  $C_5$ , 0.1% voltage ripple for  $C_6$ , and an assumed average current matching the output current:

$$C_3 = \frac{P_O}{V_O \Delta V_{c3} f_s} \rightarrow C_3 > 93.75 \mu F \quad (63)$$

$$C_{4,5} = \frac{P_O}{V_O \Delta V_{c4} f_s} \rightarrow C_4 > 9.375 \mu F \quad (64)$$

$$C_6 = \frac{P_O}{V_O \Delta V_{c6} f_s} \rightarrow C_6 > 117.18 \mu F \quad (65)$$

3) COUPLED INDUCTOR MAGNETIZING INDUCTANCE DESIGN

By considering a 50% current fluctuation, we can calculate the value of magnetic inductance using the following equation:

$$I_{Lm} = \frac{V_{in}D}{\Delta I_{Lm} f_s} \rightarrow L_{Lm} > 213.33 \mu H \quad (66)$$





FIGURE 7. a) Experimental prototype of suggested topology. b) The control circuit of the suggested topology.


4) DESIGN OF RESONANCE COMPONENTS

Considering  $C_1$ , the resonance capacitor, it plays a key role in a method called zero voltage switching. When you increase the capacitance of  $C_1$ , the switch turns off more slowly, which is good because it reduces losses when turning off. However, when you add more capacitance, it also makes the switch carry more resonance current, which can lead to significant losses for the switch. To deal with this, you can increase the inductance  $L_1$ , which helps decrease the resonance current. But keep in mind, there is a specific equation you need to think about when doing this [1]:

$$2\pi \sqrt{L_1 C_1} < T_s \quad (67)$$

To calculate the values of  $C_2$  (the second resonance capacitor) and the leakage inductance of the coupled inductor ( $L_{lk}$ ), according to [1], these components are configured to





**FIGURE 8.** Experimental result, time division: 4  $\mu$ s/div.

operate in Boundary-resonance mode, a strategy aimed at reducing switching losses in the output diode and improving its ability to handle reverse recovery issues. Furthermore, the magnitude of  $L_{lk}$  is contingent on how the winding of the coupled inductor is arranged, as described by the following equation:

$$\pi \sqrt{L_{lk} C_2} = DT_s \rightarrow C_2 = \frac{D^2}{\pi^2 L_{lk} f_s^2} \quad (68)$$

## VI. EXPERIMENTAL RESULTS

### A. STEADY-STATE PERFORMANCE

In order to validate the operation of suggested topology, the results of experimental prototype system are considered in this section with system parameters indicated in Table 3.

A 150 W laboratory prototype has been built for confirming the operation of the proposed converter depicted in Fig. 7 (a). As the figure shows,  $C_1$ ,  $L_1$  have a very low size compared to coupled-inductor and other capacitors that are in the power path. As a consequence, these parts have a very low cost. Fig. 7 (b) shows the control circuit of the suggested topology. TL494 (IC) is a constant-frequency PWM controller with a pair error amplifier, a waveform with a sawtooth shape generator, and a 5 V reference ( $V_{REF}$ ). The IC has two distinct modes of functioning, allowing pulses to be captured from pins 9 and 10. The pulse frequency is created by a capacitor  $C_T$  (1 nF) and resistor  $R_T$  (20 k $\Omega$ ), which may be attached outside at pins 5 and 6. These integrated circuits may operate in either single-ended or push-pull modes. The single-ended mode generates pulses with an identical phase




FIGURE 9. Transient response of suggested topology.

variation (zero degree). The push-pull mode generates pulses with a 180 degrees phase shift.

Fig. 8 (a) and (b) show  $D_1$  and  $D_2$  voltage and current respectively. These diodes are used to create the ZVS state of the switch at turning off. Moreover, the diode  $D_1$  has a soft switching operation in turning on and off.

Fig. 8 (c) and (e) indicate  $D_3$  and  $D_6$  voltage and current. The current of  $D_6$  turns on and off in ZCS condition. This is happened because of the resonance of the leakage inductance and  $C_2$  which is occurred in the mode two.

Fig. 8 (d) shows  $D_{4,5}$  voltage and current. As we can found from these figures, the current of  $D_{4,5}$  turns on in ZCS condition and its turning on loss is very low.

Fig. 8 (f) shows the voltage and current of magnetizing of CI. As we can see from this figure, the operation of suggested converter is based on theoretical analysis in section II. Furthermore, Fig. 8 (g) shows the input current of suggested topology as we can see the input current is continues with minimized ripple and this is a good point for solar application. Also, the output current and voltage is shown in Fig. 8 (h).

The soft switching of the single switch of the converter is depicted in the Fig. 8 (i). Switch turns on in ZCS due to leakage and input inductance and it turns off in ZVS because of existing of capacitor  $C_1$  and diode  $D_1$ . Also, because of this auxiliary circuit ( $C_1, L_1, D_1, D_2$ ), the voltage increase caused by leakage inductance (Llk) did not happen on the switch. In addition, in Fig. 8 (i) the zero voltage switching is shown with zoomed-in figure, where the voltage




FIGURE 10. Frequency response (a) from input voltage to output voltage (b) from duty cycle to output voltage.

off switch is increased slowly despite the  $2.2 \mu\text{H}$  leakage inductance. It is important to note that, the soft switching operation in MOSFET of suggested topology is dependent on the input voltage. Choosing the components  $C_1, L_1$  based on the input voltage can reduce switching losses in turning off effectively.

**B. TRANSIENT RESPONSE**

Figure 9 (a) illustrates the changing behavior of the output voltage with a step load adjustment from 300W to 150W. Under closed loop regulation, the output voltage remains insensitive to load change. Moreover, figure 9(b) depicts the suggested converter’s dynamic reaction to a rapid load adjustment from 150W to 300W. As we can see, increasing the load from 150 to 300W causes no discernible output voltage decreases; hence, by selecting a suitable closed-loop controller, the converter’s output voltage could be resilient and unaffected by load diversifications.

**C. VOLTAGE MODE CONTROL OF THE PROPOSED CONVERTER**

To effectively manage the output voltage across the load and input voltage fluctuations, it is essential to design an




FIGURE 11. Experimental efficiency comparison.

appropriate controller. This study employs the state-space average model and small-signal model to handle the open-loop transfer function of the topology by adjusting the duty ratio. The state-space variables considered are:

$$X = \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \\ x_6 \\ x_7 \\ x_8 \\ x_9 \\ x_{10} \end{bmatrix} \Rightarrow \begin{bmatrix} I_{Lin} \\ I_{L1} \\ I_{LN1} \\ I_{LN2} \\ V_{C1} \\ V_{C2} \\ V_{C3} \\ V_{C4} \\ V_{C5} \\ V_{C6} \end{bmatrix} \quad (69)$$

A Type-III controller is utilized to fine-tune the phase and gain margins of the transfer function. The transfer function of the proposed topology from the input voltage to the output voltage is given in equation (70), as shown at the bottom of the page, and from the duty ratio to the output voltage in equation (71), as shown at the bottom of the page. Figure 10 illustrates the stability margins achieved with the proposed controller. It compares the transfer functions from equations (70) and (71) to those of a system without a controller (only feedback). Before applying the controller, the phase and gain margins for equation (70) were 0.7 degrees and 6.6 decibels. After applying the controller, they improved to 53.3 degrees and 20 decibels, respectively. Figure 10 (b)

$$G_{vg} = \frac{1.222e07s^7 + 3.048e-05s^6 + 2.264e14s^5 - 48.32s^4 - 1.551e21s^3 - 3.795e08s^2 + 2.099e27s - 1.574e13}{s^9 + 32.2s^8 + 1.987e07s^7 + 7.265e08s^6 - 1.101e14s^5 - 4.479e15s^4 - 1.645e20s^3 + 1.896e21s^2 + 9.234e26s + 1.205e28} \quad (70)$$

$$G_{vd} = \frac{-8.326e04s^8 + 1.521e10s^7 - 1.582e12s^6 - 6.361e16s^5 + 1.016e19s^4 - 1.72e23s^3 - 1.253e25s^2 + 7.324e29s + 6.177e29}{s^9 + 32.2s^8 + 1.987e07s^7 + 7.265e08s^6 - 1.101e14s^5 - 4.479e15s^4 - 1.645e20s^3 + 1.896e21s^2 + 9.234e26s + 1.205e28} \quad (71)$$

shows the transfer function of the suggested topology before and after the controller application for equation (71). Initially, the phase and gain margins were  $-37.1$  degrees and  $-70.1$  decibels; post-application, they were  $48.3$  degrees and infinity decibels, respectively.

Fig. 10. shows the Bode diagram of suggested topology in open and closed loop condition. As the figure shows figure, the Bode plot of the closed loop system shows that the phase angle remains below  $-180$  degrees at higher frequencies and in open loop bode diagram of topology, the phase angle does not reach  $-180$  degrees, indicating that we can stabilize this topology in the closed loop state.

Figure 11 compares the efficiency of the proposed converter to other comparable topologies while maintaining output voltage control. The simulated findings in this figure use the identical specs, switching components, and circumstances ( $f_s = 50$  kHz,  $V_{in} = 20$  V,  $n = 2$ ). The suggested converter is more efficient than others due to its high voltage gain during optimal duty cycles, resulting in minimal power losses (see figure).

## VII. CONCLUSION

This paper has presented an innovative design for a fully soft-switched single-switch high gain CI boost converter. The proposed topology has several notable advantages, including the implementation of a low pass filter on the input side of the converter to ensure a continuous input current. Furthermore, the design eliminates switching losses on the switch, significantly improving the overall converter efficiency. By leveraging the resonant circuit and the leakage inductance, the energy stored in the inductors can be effectively recycled, reducing energy wastage.

The suggested topology has practical applications possibilities in various fields. For instance, in Electric Vehicle Systems, it can bridge the voltage gap between a 20V battery module and a 160V drive motor, optimizing power transfer. In R&D settings, its wide voltage conversion range facilitates testing and development of components across diverse voltage spectrums, crucial for integrating new technologies with existing systems. Additionally, in Solar Power Storage, it can efficiently step up 20V generated by solar panels to 160V for charging higher voltage battery banks or grid-tied inverters. This adaptability makes the topology valuable in diverse applications.

The utilization of a low-voltage-rating MOSFET with fixed reverse recovery diodes in the proposed configuration results in reduced conduction losses and enhanced efficiency.

The elimination of voltage spikes on the MOSFET, which are typically caused by leakage inductance in traditional CI-based converters, is a distinct advantage of the proposed topology. Lastly, the lower breakdown voltage requirement for the output diode allows for the cost-effective use of diodes. In summary, this innovative design offers multiple benefits, enhancing the performance and cost-efficiency of the converter.

## REFERENCES

- [1] S. Abbasian, M. Farsijani, M. Tavakoli Bina, and A. Shahirinia, "A non-isolated common-ground high step-up soft-switching DC–DC converter with single active switch," *IEEE Trans. Ind. Electron.*, vol. 70, no. 6, pp. 5728–5738, Jun. 2023.
- [2] M. Farsijani, S. Abbasian, H. Hafezi, and A. Abrishamifard, "A high step-up cost effective DC-to-DC topology based on three-winding coupled-inductor," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 4, no. 1, pp. 50–59, Jan. 2023.
- [3] M. Farsijani, S. Abbasian, H. Hafezi, M. T. Bina, and K. Abbaszadeh, "Design and implementation of a single switch high gain boost topology: Structure, ripple control and ZCS," *IEEE Access*, vol. 11, pp. 2092–2104, 2023.
- [4] S. B. Santra, D. Chatterjee, and Y. P. Siwakoti, "Coupled inductor based soft switched high gain bidirectional DC–DC converter with reduced input current ripple," *IEEE Trans. Ind. Electron.*, vol. 70, no. 2, pp. 1431–1443, Feb. 2023.
- [5] B. N. Alajmi, M. I. Marei, I. Abdelsalam, and N. A. Ahmed, "Multiphase interleaved converter based on cascaded non-inverting buck-boost converter," *IEEE Access*, vol. 10, pp. 42497–42506, 2022.
- [6] Y. Koç, Y. Birbir, and H. Bodur, "Non-isolated high step-up DC/DC converters—An overview," *Alexandria Eng. J.*, vol. 61, no. 2, pp. 1091–1132, 2022.
- [7] E. H. Ismail, M. A. Al-Saffar, A. J. Sabzali, and A. A. Fardoun, "A family of single-switch PWM converters with high step-up conversion ratio," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 4, pp. 1159–1171, May 2008.
- [8] R. Gules, L. L. Pfitscher, and L. C. Franco, "An interleaved boost DC–DC converter with large conversion ratio," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jun. 2003, pp. 411–416.
- [9] Y. S. Perdana, S. M. Muyeen, A. Al-Durra, H. K. Morales-Paredes, and M. G. Simões, "Direct connection of supercapacitor–battery hybrid storage system to the grid-tied photovoltaic system," *IEEE Trans. Sustain. Energy*, vol. 10, no. 3, pp. 1370–1379, Jul. 2019.
- [10] S. Sharifi and M. Monfared, "Series and tapped switched-coupled-inductors impedance networks," *IEEE Trans. Ind. Electron.*, vol. 65, no. 12, pp. 9498–9508, Dec. 2018.
- [11] S. Sharifi and M. Monfared, "Modified series and tapped switched-coupled-inductors quasi-Z-source networks," *IEEE Trans. Ind. Electron.*, vol. 66, no. 8, pp. 5970–5978, Aug. 2019.
- [12] S.-W. Lee and H.-L. Do, "High step-up coupled-inductor cascade boost DC–DC converter with lossless passive snubber," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 7753–7761, Oct. 2018.
- [13] K.-B. Park, G.-W. Moon, and M.-J. Youn, "Nonisolated high step-up stacked converter based on boost-integrated isolated converter," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 577–587, Feb. 2011.
- [14] A. Gupta and R. Ayyanar, "Coupled-inductor configurations for a high-gain, interleaved, hybrid boost converter," in *Proc. IEEE Applied Power Electron. Conf. Expo. (APEC)*, New Orleans, LA, USA, Mar. 2020, pp. 26–32.
- [15] Y.-P. Hsieh, J.-F. Chen, T.-J. Liang, and L.-S. Yang, "A novel high step-up DC–DC converter for a microgrid system," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1127–1136, Apr. 2011.
- [16] R. Faraji, E. Adib, and H. Farzanehfar, "Soft-switched non-isolated high step-up multi-port DC–DC converter for hybrid energy system with minimum number of switches," *Int. J. Elect. Power Energy Systems*, vol. 106, pp. 511–519, Mar. 2019.
- [17] Y. Zhao, X. Xiang, C. Li, Y. Gu, W. Li, and X. He, "Single-phase high step-up converter with improved multiplier cell suitable for half-bridge-based PV inverter system," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2807–2816, Jun. 2014.
- [18] N. Molavi, E. Adib, and H. Farzanehfar, "Soft-switched non-isolated high step-up DC–DC converter with reduced voltage stress," *IET Power Electron.*, vol. 9, no. 8, pp. 1711–1718, Jun. 2016.
- [19] K.-B. Park, G.-W. Moon, and M.-J. Youn, "High step-up boost converter integrated with a transformer-assisted auxiliary circuit employing quasi-resonant operation," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1974–1984, Apr. 2012.
- [20] Y. Deng, Q. Rong, W. Li, Y. Zhao, J. Shi, and X. He, "Single-switch high step-up converters with built-in transformer voltage multiplier cell," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3557–3567, Aug. 2012.
- [21] A. R. Majorshin and E. Babaei, "High step-up DC–DC converter with reduced voltage and current stress of elements," *IET Power Electron.*, vol. 12, no. 11, pp. 2884–2894, Sep. 2019.
- [22] G. Singh, S. Srivastava, R. Lalwani, N. Tewari, and M. Prabhakar, "High gain DC–DC converter based on hybrid switched-inductor topology for PV application," in *Proc. IEEE Int. Conf. Syst., Comput., Autom. Netw. (ICSCAN)*, Mar. 2019, pp. 1–6.
- [23] A. Mirzaee and J. S. Moghani, "Coupled inductor-based high voltage gain DC–DC converter for renewable energy applications," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7045–7057, Jul. 2020.
- [24] K.-C. Tseng, C.-A. Cheng, and C.-T. Chen, "High step-up interleaved boost converter for distributed generation using renewable and alternative power sources," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 2, pp. 713–722, Jun. 2017.
- [25] M. Forouzes, K. Yari, A. Baghrmian, and S. Hasanpour, "Single-switch high step-up converter based on coupled inductor and switched capacitor techniques with quasi-resonant operation," *IET Power Electron.*, vol. 10, no. 2, pp. 240–250, Feb. 2017.



**SOHRAB ABBASIAN** (Student Member, IEEE) was born in Babol, Iran, in 1995. He received the B.Sc. degree from Babol Noshirvani University of Technology, Babol, in 2018, and the M.Sc. degree in electrical power engineering and power electronics from the K. N. Toosi University of Technology, Tehran, Iran, in 2021. He is currently pursuing the Ph.D. degree in power electronics engineering with Tampere University.

His research interests include ac-dc, dc–dc power converter, high gain dc–dc converters, soft-switching techniques for dc–dc converters, and renewable energy conversion.



**MOHAMMAD FARSIJANI** (Student Member, IEEE) was born in Tehran, Iran, in 1996. He received the M.Sc. degree from the K. N. Toosi University of Technology (KNTU), Tehran, in 2021. He is currently with the KNTU Laboratory. He is one of member of the Research and Development Expert Team, JDEVS Company. His research interests include multi-level inverters, high-gain dc–dc converters, control methods in UPS applications, and common-mode noise reduction in power electronics systems. He is a Reviewer of IEEE TRANSACTIONS ON POWER ELECTRONICS, IEEE IAS, IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN INDUSTRIAL ELECTRONICS, and IEEE ACCESS journals.



**HANIYEH KATIRAEI** was born in Damavand, Iran, in 1996. She received the B.Sc. degree in electrical engineering (electronics) from the University of Science and Culture, in 2019. She is currently pursuing the M.Sc. degree in electrical engineering (power systems) with Islamic Azad University, Roudehen.

As part of the power protectors, stabilizers, and UPS designing process, she managed all the circuit designs, having served as the Electronics Expert with Vestaco Company. She has authored two articles on the topics of microgrids. Her research interests include renewable energy, smart grids, energy markets, and power electronics converter.



**TOMI ROINILA** (Member, IEEE) received the M.Sc. (Tech.) and Dr.Tech. degrees in automation and control engineering from Tampere University of Technology, Tampere, Finland, in 2006 and 2010, respectively.

He is currently an Associate Professor with Tampere University, Tampere. His research interests include the modeling and control of grid-connected power-electronics systems, analysis of energy-storage systems, and the modeling of multiconverter systems.

• • •



**HOSSEIN HAFEZI** (Senior Member, IEEE) received the B.Sc. degree in electrical engineering from the K. N. Toosi University of Technology, Tehran, Iran, the M.Sc. degree in electrical engineering from Dokuz Eylul University, Izmir, Turkey, and the Ph.D. degree in electrical engineering from the Energy Department, Politecnico di Milano, Milan, Italy. His employment experience includes working as a Postdoctoral Research Fellow with the Energy Department, Politecnico

di Milano and as an Assistant Professor with the School of Technology and Innovations, University of Vaasa, Finland. He worked as University Lecturer at the Faculty of Information Technology and Communication Sciences, Tampere University, from September 2020 – August 2023. Since August 2023 he joined General Electric (GE) grid solutions as Lead NPI (Research and Development) Engineer. At the same time, he continues as Visiting Teacher with the Faculty of Information Technology and Communication Sciences, Tampere University. His field of interests include power electronics converters design and control, and renewable energy resources integration into smart grid system.