

## RESEARCH ARTICLE

# A New High Voltage Gain Transformer-Less Step-Up DC-DC Converter With Double Duty-Cycles: Design and Analysis

ARASH IMANLOU<sup>1</sup>, (Graduate Student Member, IEEE),  
REZA BEHKAM<sup>2</sup>, (Graduate Student Member, IEEE), ALI NADERMOHAMMADI<sup>1</sup>,  
HAMED NAFISI<sup>2,3</sup>, HAMED HEYDARI-DOOSTABAD<sup>4</sup>, (Senior Member, IEEE),  
AND GEVORK B. GHAREHPETIAN<sup>2</sup>, (Senior Member, IEEE)

<sup>1</sup>Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz 51666-16471, Iran

<sup>2</sup>Department of Electrical Engineering, Amirkabir University of Technology (Tehran Polytechnic), Tehran 15916-34311, Iran

<sup>3</sup>Department of Energy, Politecnico di Milano, Milano 20156, Italy

<sup>4</sup>School of Electrical and Electronic Engineering, University College Dublin (UCD), Dublin 4, D04 V1W8 Ireland

Corresponding author: Hamed Heydari-Doostabad (hamed.heydari-doostabad@ucd.ie)

**ABSTRACT** This paper proposes a new high gain step-up non-isolated transformer-less DC-DC converter, achieved through the effective integration of an active switched-inductor network with switched-capacitors. A substantially high voltage gain is achieved considering the quantity of components employed in its structure. Benefiting from double duty cycles, a notable attribute of the propounded circuit is its capability to obtain a consistent voltage gain through diverse duty cycle configurations. The second duty cycle introduces an additional degree of freedom to both the design procedure and the converter control system design. The pole placement control method is employed to regulate the converter, controlling both duty cycles simultaneously. The attainment of a high voltage gain, such as a gain of 20, is feasible through the use of low duty cycle values ( $D_1 = 50\%$  and  $D_2 = 35\%$ ). Also, the power switches are subject to less voltage stresses ( $V_{S1} = V_{S2} = 0.26V_{out}$  and  $V_{S3} = 0.48V_{out}$ ), enabling the implementation of low voltage rating MOSFETs with low on-resistance, resulting in improved efficiency. Moreover, the output switch under zero-voltage switching (ZVS) conditions and low turn-off switching losses of the input switches lead to an increased efficiency. Omitting the use of a transformer or coupled-inductors in this design reduces the converter size and weight, eliminates the challenges of leakage inductors, and also simplifies analysis, design, and fabrication procedure. The operation principles, steady-state analysis, design considerations, and efficiency calculations are provided in detail, followed by dynamic modeling and control analysis. To assess the merits of the propounded converter, a comparison study is conducted against those of other relevant converters. Ultimately, for the purpose of validating the suggested design, the converter simulation model in PSIM software is tested, and a 300W laboratory prototype is fabricated and evaluated.


**INDEX TERMS** Active switched-inductor, DC-DC converter, high voltage gain, non-isolated, step-up, transformer-less.

## I. INTRODUCTION

In recent years, there has been a notable surge in the application of step-up DC-DC converters characterized by high voltage conversion ratios. Consequently, developing and introducing new topologies for these converters, employing

The associate editor coordinating the review of this manuscript and approving it for publication was Zhilei Yao<sup>1</sup>.

diverse techniques to enhance voltage gain (VG) while simultaneously improving performance, have become prominent subjects of extensive research in the field of power electronics [1]. In the industrial domain, these converters are extensively utilized across a diverse range of applications. This includes their integration into power supplies, DC microgrids, and systems for electric traction. Their utility extends to the automotive sector, data centers, robotic technologies,



**FIGURE 1.** Application of the proposed converter in a DC microgrid.

satellite systems, and the illumination of streets. Furthermore, they play a crucial role in various renewable energy sources (RES), encompassing fuel cells, solar panels, and wind turbines, demonstrating their wide-ranging applicability [1], [2]. Step-up converters are used in these applications to boost low input voltages, often below 50 V, to higher outputs, such as 400 V [1], [2], [3]. Figure 1 illustrates the role of the converter in a DC microgrid application.

In theory, conventional DC-DC converters like boost, quadratic boost, and flyback converters can achieve high voltage conversion ratios at increased duty cycles. However, in practice, several factors constrain the VG or boost factor, including the elevated stress on the power switch, issues with the diode reverse recovery, and the conduction losses in the inductor [1], [2], [3]. Therefore, it is essential to modify the configurations of traditional step-up converters, aiming to improve crucial performance indicators [4], for example, in [5], the authors propounded a boost converter with soft-switching operation through an auxiliary circuit. Another example, in [6], zero-voltage-switching (ZVS) of main switches is achieved by applying an active snubber. Transformers or coupled inductors (CI) enhanced converters through their turn ratio, allowing VG to be adjusted via this ratio. Nevertheless, this integration introduces several disadvantages, including increased volume and cost, high switch voltage spikes because of the leakage inductance of the transformer, and core saturation. In contrast, transformerless structures are advantageous due to their straightforward design and ease of analysis. These configurations are not only cost-effective but also yield higher efficiency [1], [2], [3].

In the pursuit of achieving elevated VG, numerous step-up DC-DC converters have incorporated a range of unique boosting techniques. These encompass switched capacitors (SC), switched-inductors (SL), active switched-inductors (A-SL), and coupled-inductors. Moreover, methods such as voltage lift, voltage multipliers (VM), along with interleaved and cascaded connections, have been utilized. Additionally, combinations of these mentioned techniques have also been utilized to enhance converter performance [3], [7], [8], and [9]. The topologies presented in [10], [11], and [12] have used interleaved and CI techniques. Moreover, bidirectional converters are introduced in [13], [14], and [15], based on CI, interleaved, and interleaved combined with SC techniques,

respectively. While the interleaving and CI techniques are well suited to high-power applications, these approaches increase the number of components and magnetic devices. The SC method is highly preferred for step-up converters due to its proficiency in enhancing VG and reducing voltage stress [16], [17], [18]. Yet, achieving higher VG necessitates additional SC cells, resulting in increased losses and decreased efficiency [17], [18]. Also, these converters faced significant current spikes or inrush currents during switching, impacting switch current stress and overall efficiency [17], [18]. Another method employed for augmenting VG is the SL technique, which yields notably effective outcomes, particularly when combined with the SC technique [19], [20], [21]. However, this necessitates the use of numerous components for obtaining high VG [22], [23].

The A-SL technique, another effective strategy for enhancing the boost factor, charges inductors in parallel through dual power switches, subsequently releasing their stored energy in series upon switch deactivation [24], [25], [26], [27]. Implementing SCs or VM cells at the A-SL based converter output can effectively boost VG and minimize voltage stress on switches [28], [29], [30], [31], [32], [33]. However, this implementation of the SC technique might add the drawback of inrush current to the converter [28], [31], [32]. In [33], the A-SL structure was enhanced by adding a ladder-type VM cell with a regenerative design, effectively elevating the VG but necessitating an additional switch and magnetic core. Furthermore, enhancing the conversion ratio can be achieved by replacing each inductor in the A-SL unit with a passive switched inductor (P-SL) cell, albeit at the cost of a higher component count [34], [35]. The concept of extending the A-SL units was introduced in [36], followed by [37] replacing the converter inductors with P-SL cells for enhanced performance. Furthermore, in [38], an inverting SC unit was added to the output of the converter in [37], reducing switch voltage stress compared to the structures in [36] and [37]. However, as a drawback, it should be mentioned that the number of inductors and semiconductors is too high in these topologies [36], [37], [38].

Employment of CIs in A-SL based converters is feasible [39], [40], [41], [42], [43]. The CIs' turn ratio ( $n$ ) markedly contributes to enhancing VG while also alleviating voltage stress on the switches. Furthermore, this approach introduced an additional design parameter ( $n$ ), providing greater flexibility in converter design. A drawback of these converters [42], [43] is the addition of a third magnetic core due to the CIs, resulting in increased volume and weight. Furthermore, it is noteworthy that once the converter is designed and implemented, the turn ratio value becomes fixed. Thus, this aspect of design flexibility is a one-time adjustable parameter [39], [40], [41], [42], [43].

The concept of integrating a third switch into the A-SL configuration was introduced in [44] to develop a converter for DC microgrid applications. Within this arrangement, inductors initially receive a charge in parallel via switches  $S_1$  and  $S_2$ . Following the deactivation of these switches and the

activation of third switch ( $S_3$ ), a subsequent charging phase occurs, this time in a series arrangement of the inductors. Ultimately, the deactivation of the third switch triggers the release of energy stored in the inductors [44], [45]. The primary benefit of this approach is that the third switch adds another duty cycle ( $D_2$ ) to the converter parameters; thus, with different combinations of duty cycles ( $D_1$  and  $D_2$ ), high VG can be obtained. Also, an extra degree of freedom is added to the control system of the converter. The drawback lies in the positioning of the third switch on the converter output side, resulting in its voltage stress being equivalent to the output voltage [44], [45], [46]. For diminishing switch voltage tension while concurrently amplifying VG, the employment of the P-SL and SC cell is an effective strategy [47]. Moreover, the configuration of three-switch A-SL converters can be enhanced through the application of clamp capacitors [48], [49], [50], switched capacitors [51] or switched inductor-capacitor network [52]. Furthermore, an auxiliary switch and the resultant second duty cycle can be added to the extendable A-SL structures, as illustrated in [53] and [54]; however, the main drawback of high component count remains. In [55], a VM cell, comprising inductors and capacitors, is implemented at the converter output. This necessitates a bulky, heavy magnetic core in the VM cell. Hence, an alternative approach, eliminating the need for this core, is preferable. Finally, it should be noted that the presented converters in [44], [45], [46], [47], [48], [49], [50], [51], [52], [53], [54], and [55] function using dual duty cycles, thereby offering an additional control variable. Nonetheless, a control analysis and an elucidation of how this extra control variable (the second duty cycle) has been utilized, remains absent and not provided in the literatures [44], [45], [46], [47], [48], [49], [50], [51], [52], [53], [54], and [55].

A meticulous literature analysis and a detailed investigation into A-SL-based high step-up DC-DC converters unveil the necessity for their performance enhancement and optimization. In this paper, an innovative transformer-less topology is proposed, realized through the efficient integration of the A-SL network with SCs. The main contributions are listed below:

- Achieving a high VG is feasible, considering the number of components incorporated within its structural design.
- The switches are subject to less voltage stresses, facilitating the employment of switches with lower voltage ratings and on-resistance.
- Versatility to attain a uniform VG is obtained through varied duty cycle configurations.
- The converter control system is enhanced with an augmented degree of freedom (using second duty cycle), and a control analysis for simultaneously controlling both duty cycles is provided.
- Omitting the use of a transformer or coupled inductor in this design reduces the converter size and weight and simplifies its design and implementation.




FIGURE 2. Circuit layout of the proposed converter (PC).




FIGURE 3. Steady-state waveforms of the PC (a) CCM and (b) DCM.

- The output switch under ZVS conditions and low turn-off switching losses of the input switches lead to increased efficiency.

The paper structure is organized, as follows: Section II elucidates the proposed converter topology and functioning in CCM and DCM, and then, Section III undertakes steady-state analysis. Design considerations are delineated in Section IV, while Section V addresses power losses and efficiency calculations. Control analysis is covered in Section VI, and Section VII presents a comparative analysis to highlight the proposed converter capabilities. Experimental and simulation results validating the converter analysis and performance are presented in Section VIII, with concluding remarks in Section IX.

## II. PROPOSED TOPOLOGY AND OPERATION PRINCIPLE

Figure 2 illustrates the circuit layout of the proposed converter (PC), which is an integration of the modified A-SL network, formed by two inductors ( $L_1, L_2$ ) and three power MOSFETs ( $S_1, S_2, S_3$ ) with SCs. The functioning of the

PC is categorized into two primary modes: continuous conduction mode (CCM) and discontinuous conduction mode (DCM). For simplifying the analysis, some assumptions are made: (a) all components are considered ideal and without losses, (b) the capacitors are sufficiently large, warranting the assumption of constant voltage during different operational modes, and (c) the inductors  $L_1$  and  $L_2$  are identical ( $L_1 = L_2 = L$ ) and sufficiently large to validate a linear variation premise for their currents.

### A. CCM OPERATION

Essential waveforms of the PC, encompassing the voltage and current across all components with the exception of capacitors, are depicted in Figure 3(a). This illustration reveals that the PC operates in three distinct modes within each switching cycle (Modes I, II and III). Moreover, Figure 4 illustrates the respective current trajectories corresponding to each of these operational modes.

*Mode I* [ $t_0 - t_1$ ]:

At  $t = t_0$ , upon receiving the same control signal, switches  $S_1$  and  $S_2$  are simultaneously activated; this results in a parallel connection between inductors  $L_1$  and  $L_2$  and input source  $V_{in}$ , with the input source charging the inductors and increasing their current ( $i_{L1}$  and  $i_{L2}$ ) linearly. The path of current flow pertinent to this state is shown in Figure 4(a); switch  $S_3$ , diodes  $D_1$ ,  $D_2$ , and  $D_3$  are off-state, and only diode  $D_4$  is conducting. As a result, capacitor  $C_3$  is charged, and capacitors  $C_1$  and  $C_2$  are discharged. Moreover, capacitor  $C_2$  provides the energy of the output load. Utilizing KVL and KCL in the equivalent circuit of this state results in the derivation of the following equations.

$$v_L = v_{in} \quad (1)$$

$$v_{C_3} - v_{C_1} = v_{in} \quad (2)$$


$$v_{C_2} + v_{C_3} = v_O \quad (3)$$

$$i_{C_2} = -i_O \quad (4)$$

$$i_{C_3} = -i_{C_1} - i_O \quad (5)$$

$$i_{in} = 2i_L + i_{C_3} + i_O \quad (6)$$

*Mode II* [ $t_1 - t_2$ ]: At  $t = t_1$ , the gate signal of switches  $S_1$  and  $S_2$  is cut off, and control signal  $V_{GS3}$  is applied to switch  $S_3$ ; therefore,  $S_1$  and  $S_2$  are turned off, and  $S_3$  is activated. Given that the off-state voltage across switches  $S_1$  and  $S_2$  is considerably low in this mode, equating to half of the input voltage, the losses associated with their turn-off switching are diminished. Moreover, as shown in Figure 3(a), The activation of switch  $S_3$  under ZVS conditions effectuates a notable decrease in switching losses. Figure 4(b) illustrates the equivalent circuit of this mode; diode  $D_1$  is conducting, but diodes  $D_2$ ,  $D_3$ , and  $D_4$  are reversed-biased. As a result, the inductors and the input source are connected in series, and half of the input voltage is applied to each inductor. Thus, the inductors continue to charge, but the slope of their current increase is half that of the previous mode. Capacitor  $C_1$  remains at the same charge level; however, capacitors  $C_2$  and



**FIGURE 4.** Propounded converter in various operational modes. (a) Mode I, (b) Mode II, (c) Mode III and (d) Mode IV (DCM).

$C_3$  are discharged and supply the output load. By applying the KVL and KCL in this mode, the following equations can be obtained.

$$v_L = v_{in}/2 \quad (7)$$

$$i_{C_1} = 0 \quad (8)$$

$$i_{C_2} = i_{C_3} = -i_O \quad (9)$$

$$i_{in} = i_L \quad (10)$$

*Mode III* [ $t_2 - t_3$ ]: At  $t = t_2$ , the gate signal  $V_{GS3}$  is cut off, and switch  $S_3$  and diode  $D_1$  are turned off. Diode  $D_4$  is still off-state, but diodes  $D_2$  and  $D_3$  start to conduct; therefore, the input source energy and the stored energy of inductors  $L_1$  and  $L_2$  are transferred and charge capacitors  $C_1$  and  $C_2$ . So  $i_{in}$ ,  $i_{L1}$ , and  $i_{L2}$  decrease linearly. Moreover, capacitor  $C_3$  provides energy and is discharged. Using the equivalent circuit of this




FIGURE 5. Voltage gain curves of the proposed structure.

mode, depicted in Figure 4(c), the subsequent equations are derived, as follows:

$$2v_L = v_{in} - v_{C_1} \tag{11}$$

$$v_{C_1} = v_{C_2} \tag{12}$$

$$i_{in} = i_L = i_{C_1} + i_{C_2} + i_o \tag{13}$$

$$i_{C_3} = -i_o \tag{14}$$

**B. DCM OPERATION**

In DCM operation, the voltage across inductors  $L_1$  and  $L_2$  drops to zero prior to the completion of the switching cycle. Consequently, the operation is segmented into four distinct modes of operation. Analogous to the CCM operation, the modes I, II, and III are illustrated in Figures 4(a), 4(b), and 4(c), respectively. The first three DCM operating modes follow a similar behavior; therefore, this section exclusively elucidates mode IV of DCM, which is represented in Figure 4(d). The waveform of the essential components is illustrated in Figure 3(b).

*Mode IV* [ $t_3 - t_4$ ]: This mode starts when the current of the inductors  $L_1$  and  $L_2$  reaches zero; hence, the voltage across them is zero. All the semiconductor devices are in a deactivated state. Meanwhile, capacitors  $C_2$  and  $C_3$  are discharged because of providing energy for the load. Thus, their current equals to  $-i_o$  in this mode.

**III. STEADY-STATE ANALYSIS**

**A. CCM OPERATION**

In this section, the voltage gain of the proposed converter along with voltage and current stresses of its components are calculated. By applying volt-second balance law to inductor  $L$ , using (1), (7), and (11), the following equation is written.

$$\int_{t_0}^{t_1} v_{in} dt + \int_{t_1}^{t_2} \frac{1}{2} v_{in} dt + \int_{t_2}^{t_3} \frac{1}{2} (v_{in} - v_{C_1}) dt = 0 \tag{15}$$

Utilizing (2), (3), (12) and (15), the voltage across capacitors  $C_1$ ,  $C_2$  and  $C_3$  along with the output voltage can be obtained as written below:

$$V_{C_1} = V_{C_2} = \frac{1 + D_1}{1 - D_1 - D_2} V_{in} \tag{16}$$

TABLE 1. Semiconductors voltage stress.

| Device     | Mode I                                     | Mode II                                      | Mode III                               |
|------------|--------------------------------------------|----------------------------------------------|----------------------------------------|
| $S_1, S_2$ | 0                                          | $\frac{1 - D_1 - D_2}{2(3 + D_1 - D_2)} V_o$ | $\frac{2 - D_2}{2(3 + D_1 - D_2)} V_o$ |
| $S_3$      | 0                                          | 0                                            | $\frac{1 + D_1}{3 + D_1 - D_2} V_o$    |
| $D_1$      | $-\frac{1 - D_1 - D_2}{3 + D_1 - D_2} V_o$ | 0                                            | 0                                      |
| $D_2, D_3$ | $-\frac{2 - D_2}{3 + D_1 - D_2} V_o$       | $-\frac{1 + D_1}{3 + D_1 - D_2} V_o$         | 0                                      |
| $D_4$      | 0                                          | $-\frac{1 - D_1 - D_2}{3 + D_1 - D_2} V_o$   | $-\frac{2 - D_2}{3 + D_1 - D_2} V_o$   |

TABLE 2. Capacitors current in different operation states.

| Capacitor | Mode I                    | Mode II | Mode III                              |
|-----------|---------------------------|---------|---------------------------------------|
| $C_1$     | $-\frac{1}{D_1} I_o$      | 0       | $\frac{1}{1 - D_1 - D_2} I_o$         |
| $C_2$     | $-I_o$                    | $-I_o$  | $\frac{D_1 + D_2}{1 - D_1 - D_2} I_o$ |
| $C_3$     | $\frac{1 - D_1}{D_1} I_o$ | $-I_o$  | $-I_o$                                |

$$V_{C_3} = \frac{2 - D_2}{1 - D_1 - D_2} V_{in} \tag{17}$$

$$V_o = G_{CCM} V_{in} = \frac{3 + D_1 - D_2}{1 - D_1 - D_2} V_{in} \tag{18}$$

where,  $G_{CCM}$  is the voltage gain of the proposed converter. Figure 5 depicts the curves related to the voltage gain for different values of  $D_2$ , as is evident,  $G_{CCM}$  can be adjusted using two duty cycles (i.e.,  $D_1$  and  $D_2$ ); thus, the exact value of the voltage gain can be obtained with different combinations of these duty cycles.

For the selection of appropriate components essential for the fabrication of the proposed converter, it is imperative to calculate the voltage and current value that each component must be capable of enduring. The calculation of the voltage stress in semiconductors is achievable through the analysis of equivalent circuits at intervals when they are in a state of inactivity. By writing KVL in each operation mode, and using (16)-(18), the voltage across of the semiconductors is obtained and provided in Table 1.

By applying ampere-second principle to capacitors  $C_2$  and  $C_3$ , using (4), (9), and (14), the following equations are written.

$$\int_0^{(D_1 + D_2)T_s} -I_o dt + \int_{(D_1 + D_2)T_s}^{T_s} I_{C_2}^{III} dt = 0 \tag{19}$$

$$\int_0^{D_1 T_s} I_{C_3}^I dt + \int_{D_1 T_s}^{T_s} -I_o dt = 0 \tag{20}$$

From these equations, the currents of the capacitors  $C_2$  and  $C_3$  in modes III and I are calculated, respectively.

$$I_{C_2}^{III} = \frac{D_1 + D_2}{1 - D_1 - D_2} I_o, \quad I_{C_3}^I = \frac{1 - D_1}{D_1} I_o \tag{21}$$



Furthermore, by considering the converter ideal performance, the following equation can be written for the input current:

$$\int_0^{D_1 T_s} (2I_L + I_{C_3}^I + I_O) dt + \int_{D_1 T_s}^{T_s} I_L dt = G_{CCM} I_O \quad (22)$$

Using (21) and (22), the average current of the inductors is obtained, as follows:

$$I_L = \frac{2}{1 - D_1 - D_2} I_O \quad (23)$$

Using (21), (23), as well as the capacitors current relationships derived via KCL for each operational mode discussed in Section II, the equations for the capacitors currents, expressed in relation to the output load current ( $I_O$ ), are formulated and presented in Table 2. The current stress of the semiconductors can be determined using the following formulas.

$$I_{S_1} = I_{S_2} = \frac{1 + D_1 - D_2}{D_1(1 - D_1 - D_2)} I_O \quad (24)$$

$$I_{S_3} = I_{D_1} = \frac{2}{1 - D_1 - D_2} I_O \quad (25)$$

$$I_{D_2} = I_{D_3} = \frac{1}{1 - D_1 - D_2} I_O \quad (26)$$

$$I_{D_4} = \frac{1}{D_1} I_O \quad (27)$$

## B. DCM OPERATION

Utilizing the volt-second balance principle on the input inductors, accompanied by several derivations, enables the determination of the voltages across capacitors  $C_1$ ,  $C_2$ ,  $C_3$ , as well as the output voltage.

$$V_{C_1} = V_{C_2} = (2D_1 + D_2 + D_x) V_{in} / D_x \quad (28)$$

$$V_{C_3} = (2D_1 + D_2 + 2D_x) V_{in} / D_x \quad (29)$$

$$V_O = G_{DCM} V_{in} = \left( \frac{2(2D_1 + D_2 + D_x)}{D_x} + 1 \right) V_{in} \quad (30)$$

Additionally, through the application of the charge balance principle to the capacitors, followed by a sequence of derivations, it becomes possible to calculate the current flowing through the inductors.

$$I_L = \frac{2}{D_x} I_O \quad (31)$$

Assuming  $I_L = I_{L(\text{peak})}/2$ , then  $I_{L(\text{peak})}$  can be obtained, as follows:

$$I_{L(\text{peak})} = \frac{4V_O}{D_x R_{Load}} \quad (32)$$

Furthermore, the following equation can be formulated for the inductors, as below:

$$\Delta i_L = \frac{V_L \Delta t}{L} \Rightarrow I_{L(\text{peak})} = \frac{2D_1 + D_2}{2L f_s} V_{in} \quad (33)$$

Using (32) and (33), the time duration of the mode III is obtained.

$$D_x = \frac{8\tau G_{DCM}}{2D_1 + D_2} \quad (34)$$




FIGURE 6. Boundary of CCM and DCM.

where,  $\tau$  is a dimensionless variable, and it is defined, as follows:

$$\tau = \frac{f_s L_{eq}}{R_{Load}} \quad (35)$$

Using (30) and (34), the DCM voltage gain of the PC is achieved.

$$G_{DCM} = \left( 3 + \sqrt{9 + \frac{(2D_1 + D_2)^2}{\tau}} \right) / 2 \quad (36)$$

To ascertain the boundary condition distinguishing between the CCM and DCM operations,  $G_{CCM}$  equals  $G_{DCM}$ . Hence, the critical value of  $\tau$  is obtained by (37) and plotted in Figure 6 for different values of  $D_2$ .

$$\tau_{critical} = (2D_1 + D_2)^2 / \left( \left( \frac{3 + 5D_1 + D_2}{1 - D_1 - D_2} \right)^2 - 9 \right) \quad (37)$$

## IV. DESIGN CONSIDERATIONS

The prototype is designed to demonstrate the PC high voltage gain capability, with specified input and output voltages set at 20V and 400V, respectively. Moreover, the efficiency assessment will be undertaken with output energies between 100W and 300W. Thus, the output power range must be taken into consideration for these assessments. Using (18), it is possible to determine the values of duty cycles  $D_1$  and  $D_2$ ; as depicted in Figure 7, the regulation of the output voltage at 400V can be achieved through various combinations of these duty cycles.

### A. INDUCTORS DESIGN

The inductances must be selected according to (37) and (38) to ensure the CCM operation. Moreover, utilizing (39), it is possible to calculate the current ripple rate of the inductors.

$$L \geq \frac{\tau_{critical} R_{Load}}{f_s} \quad (38)$$

$$\alpha_L = \frac{\Delta i_L}{I_L} = \left( \frac{(2D_1 + D_2)(1 - D_1 - D_2)^2}{4(3 + D_1 - D_2)} \right) \frac{R_{Load}}{f_s L} \quad (39)$$

Within the operational range, the harshest condition for the inductors occurs at an output power of 100W. The minimum values of the inductors securing the CCM operation of the

TABLE 3. Minimum value of the capacitances.

| $(D_1, D_2)$ | $C$   | $f_s = 20\text{kHz}$ | $f_s = 25\text{kHz}$ | $f_s = 40\text{kHz}$ | $f_s = 50\text{kHz}$ |
|--------------|-------|----------------------|----------------------|----------------------|----------------------|
| 0.4, 0.45    | $C_1$ | 25.81 $\mu\text{F}$  | 20.65 $\mu\text{F}$  | 12.90 $\mu\text{F}$  | 10.32 $\mu\text{F}$  |
|              | $C_2$ | 16.83 $\mu\text{F}$  | 13.47 $\mu\text{F}$  | 8.41 $\mu\text{F}$   | 6.73 $\mu\text{F}$   |
|              | $C_3$ | 10.72 $\mu\text{F}$  | 8.57 $\mu\text{F}$   | 5.36 $\mu\text{F}$   | 4.28 $\mu\text{F}$   |
| 0.5, 0.34    | $C_1$ | 19.70 $\mu\text{F}$  | 15.76 $\mu\text{F}$  | 9.84 $\mu\text{F}$   | 7.88 $\mu\text{F}$   |
|              | $C_2$ | 16.74 $\mu\text{F}$  | 13.40 $\mu\text{F}$  | 8.37 $\mu\text{F}$   | 6.70 $\mu\text{F}$   |
|              | $C_3$ | 8.95 $\mu\text{F}$   | 7.16 $\mu\text{F}$   | 4.48 $\mu\text{F}$   | 3.58 $\mu\text{F}$   |
| 0.6, 0.23    | $C_1$ | 19.75 $\mu\text{F}$  | 15.80 $\mu\text{F}$  | 9.87 $\mu\text{F}$   | 7.89 $\mu\text{F}$   |
|              | $C_2$ | 14.86 $\mu\text{F}$  | 11.88 $\mu\text{F}$  | 7.43 $\mu\text{F}$   | 5.94 $\mu\text{F}$   |
|              | $C_3$ | 7.14 $\mu\text{F}$   | 5.71 $\mu\text{F}$   | 3.57 $\mu\text{F}$   | 2.86 $\mu\text{F}$   |

prototype are plotted versus duty cycles for different switching frequencies in Figure 8.

B. CAPACITORS DESIGN

It is essential to precisely determine the capacities of the associated capacitances to constrain the oscillation of voltage across the capacitors. The capacitors encounter their most critical condition when the output power attains a level of 300W ( $R_{Load} = 533\Omega$ ). Considering a permissible voltage ripple specified at  $\alpha = 1\%$  ( $\Delta V_C = 0.01 \times V_C$ ), the determination of the circuit capacitances can be achieved through the application of the ensuing equations.

$$C_1 \geq \frac{(3 + D_1 - D_2)}{(1 + D_1)(\alpha) f_s R_{Load}} \quad (40)$$

$$C_2 \geq \frac{(D_1 + D_2)(3 + D_1 - D_2)}{(1 + D_1)(\alpha) f_s R_{Load}} \quad (41)$$

$$C_3 \geq \frac{(1 - D_1)(3 + D_1 - D_2)}{(2 - D_2)(\alpha) f_s R_{Load}} \quad (42)$$

The minimum value of the capacitances for different duty cycle combinations and switching frequencies are calculated and listed in Table 3. Based on the preceding calculations, the capacitance values can be chosen. Opting for capacitors with a higher capacitance value can lead to a reduction in voltage ripple; furthermore, these capacitors typically exhibit lower power losses due to their reduced equivalent series resistance (ESR).

V. EFFICIENCY AND NON-IDEAL VOLTAGE GAIN

To determine the efficiency of the proposed converter, a meticulous calculation of the power losses incurred by each component, encompassing input inductors, semiconductors, and capacitors, proves essential. By applying the formulas delineated in Table 4 alongside (43), the computation of power losses is undertaken, subsequently enabling the determination of the efficiency as per (44).

$$P_{Loss} = P_L + P_S + P_D + P_C \quad (43)$$

$$\eta = 100P_O / (P_O + P_{Loss}) \quad (44)$$

Furthermore, the derivation of the non-ideal voltage gain can be accomplished with the application of (45).

$$G' = G / (1 + (P_{Loss} / P_O)) \quad (45)$$




FIGURE 7. Different possible combinations of duty cycles ( $D_1$  and  $D_2$ ) to obtain a 400V output voltage from a 20V input.




FIGURE 8. Minimum value of the inductances ( $L_1$  and  $L_2$ ) required for CCM operation ( $V_{in} = 20\text{V}$ ,  $V_{out} = 400\text{V}$  and  $P_{out} = 100\text{W}$ ).

It merits attention that the assessment of the efficiency is conducted by drawing upon the specifications of the components deployed in the prototype, as specified in the ensuing details.

$$V_{in} = 20\text{V}, R_{Load} = 533\Omega, r_{L1} = r_{L2} = 10\text{m}\Omega,$$

$$r_{C1,2,3} = 100\text{m}\Omega,$$

$$r_{S1,2} = 12\text{m}\Omega, t_{onS1,2} = 77\text{ns}, t_{offS1,2} = 57\text{ns},$$

$$C_{OSS1,2} = 550\text{pF},$$


$$r_{S3} = 38\text{m}\Omega, t_{onS3} = 49\text{ns}, t_{offS3} = 51\text{ns},$$

$$C_{OSS3} = 390\text{pF},$$

$$V_{F(D1,2,3,4)} = 0.75\text{V}, t_{rr(D1)} = 20\text{ns}, t_{rr(D2,3,4)} = 28\text{ns},$$

$$r_D = 10\text{m}\Omega.$$

Figure 9(a) provides a visual representation of how the non-ideal characteristics of the components influence the converter efficiency and its voltage gain. As illustrated by Figure 7, the attainment of a 400V output voltage regulation is feasible via diverse amalgamations of duty cycles. Figure 9(b) elucidates and delineates the impact of choosing specific duty cycles on the converter efficiency. The dependency of power switch energy losses on switching frequency necessitates an examination of its influence on the converter efficiency; Figure 9(c) demonstrates that lowering the switching frequency boosts the converter efficiency.



**FIGURE 9.** Efficiency analysis (a) Impact of non-ideality on efficiency and voltage gain ( $R_{Load} = 533\Omega$ ,  $f_s = 50\text{kHz}$ ), (b) Efficiency vs output power ( $V_{in} = 20\text{V}$ ,  $V_{out} = 400\text{V}$ ,  $f_s = 50\text{kHz}$ ), and (c) Efficiency vs output power ( $V_{in} = 20\text{V}$ ,  $V_{out} = 400\text{V}$ ,  $D_1 = 0.5$ ,  $D_2 = 0.34$ ).

**TABLE 4.** Required equations for power loss calculation.

|       |                                                                                                                                                              |
|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $P_L$ | $\sum_{i=1}^2 (r_{L_i} I_{L_i(rms)}^2 + P_{Core_i})$                                                                                                         |
| $P_S$ | $\sum_{i=1}^3 (r_{S_i} I_{S_i(rms)}^2 + (V_{S_i(on)} I_{S_i(on)} t_{on_{S_i}} + V_{S_i(off)} I_{S_i(off)} t_{off_{S_i}} + C_{OSS_{S_i}} V_{S_i}^2) f_s / 2)$ |
| $P_D$ | $\sum_{i=1}^4 (V_{f_{D_i}} I_{D_i(ave)} + r_{D_i} I_{D_i(rms)}^2 + (V_{D_i} I_{D_i(off)} t_{rr_{D_i}}) f_s / 2)$                                             |
| $P_C$ | $\sum_{i=1}^3 (r_{C_i} I_{C_i(rms)}^2)$                                                                                                                      |

## VI. DYNAMIC MODELING AND CONTROL ANALYSIS

In this section, all the power semiconductors, inductors, and capacitors are assumed to be in their ideal states. But for accurate state variable separation in each operational state, the inductor incorporates parasitic series resistors labeled as  $r_L$ , and the capacitors feature parasitic series resistors denoted as  $r_C$  are considered. Employing the state-space averaging technique facilitates the derivation of both the average model and the small-signal model. This method involves obtaining system equations for all operating modes and then averaging them over a single commutation period, taking into consideration the time duration of each mode. In all three switching subintervals, the system equations can be expressed by (46), where  $m = 1, 2$  and  $3$ . Moreover, matrices  $A_1, A_2, A_3, B_1, B_2$ , and  $B_3$  are provided in Table 5.

$$\begin{bmatrix} \frac{di_L}{dt} \\ \frac{dv_{C_1}}{dt} \\ \frac{dv_{C_2}}{dt} \\ \frac{dv_{C_3}}{dt} \end{bmatrix} = [A_m] \begin{bmatrix} i_L \\ v_{C_1} \\ v_{C_2} \\ v_{C_3} \end{bmatrix} + [B_m] v_{in} \quad (46)$$

The control method involves the pole placement technique, and the small signal model of the converter is computed and derived from the state-space averaged model. Utilizing the small signal modeling approach, the state variables and

control inputs are represented as a combination of two components: a fixed part ( $\bar{X}, \bar{D}$ ) and a variable part ( $\tilde{x}, \tilde{d}$ ), i.e.:

$$\begin{cases} x = \bar{X} + \tilde{x} \\ D = \bar{D} + \tilde{d} \end{cases} \quad (47)$$

The small signal model for the proffered converter is derived by applying this approach to the averaged state-space model and by disregarding their squared values.

$$\begin{cases} \dot{\tilde{x}} = A\tilde{x} + B\tilde{u} \\ y = E\tilde{x} + F\tilde{u} \end{cases} \quad (48)$$

The definitions for state variables ( $\tilde{x}$ ), control inputs ( $\tilde{u}$ ), and output signals ( $y$ ) are, as follows:

$$\tilde{x} = \begin{bmatrix} \tilde{i}_L \\ \tilde{v}_{C_1} \\ \tilde{v}_{C_2} \\ \tilde{v}_{C_3} \end{bmatrix}, \quad \tilde{u} = \begin{bmatrix} \tilde{d}_1 \\ \tilde{d}_2 \end{bmatrix}, \quad y = \begin{bmatrix} I_L \\ V_{C_1} \end{bmatrix} \quad (49)$$

Using the specifications of the proposed converter, the matrices  $A, B, E$ , and  $F$  are represented as follows:

$$A = \begin{bmatrix} -0.0002 & -0.0002 & 0 & -0.0002 \\ -0.0990 & -3.25 & 0 & 3.25 \\ 0.1140 & 0.75 & -0.0001 & -0.7501 \\ 0 & 2.5 & -0.0001 & -2.5001 \end{bmatrix} \times 10^6 \quad (50)$$

$$B = \begin{bmatrix} 0.7319 & 0.6653 \\ 4.1905 & 4.2143 \\ -4.8492 & -4.8492 \\ 0.0239 & 0.0001 \end{bmatrix} \times 10^6 \quad (51)$$

$$E = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \end{bmatrix}, \quad F = [0] \quad (52)$$

Utilizing the pole placement method allows the positioning of the poles of the closed-loop system at any desired location, given the system complete state controllability. The controllability matrix for the proposed converter is expressed as below:

$$\Phi_C = \begin{bmatrix} B : AB : A^2B : \dots : A^{n-1}B \end{bmatrix} \quad (53)$$



TABLE 5. State equations matrices and transfer functions.

|                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                     |                                                                                                                                                                                                         |                                                                   |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|
| Matrices           | $A_1 = \begin{bmatrix} -\frac{r_c}{L} & 0 & 0 & 0 \\ 0 & \frac{R+2r_c}{C_1 r_c (2R+3r_c)} & \frac{2(R+2r_c)}{2R+3r_c} - 1 & \frac{R+2r_c}{2R+3r_c} - 1 \\ 0 & \frac{1}{C_2 (2R+3r_c)} & \frac{2}{C_2 (2R+3r_c)} & \frac{1}{C_2 (2R+3r_c)} \\ 0 & \frac{R+r_c}{C_1 r_c (2R+3r_c)} & \frac{1}{C_1 (2R+3r_c)} & \frac{R+2r_c}{C_1 r_c (2R+3r_c)} \end{bmatrix}$                                                                                                                                                                                                                                                                                                                                             | $B_1 = \begin{bmatrix} \frac{1}{L} \\ -\frac{R+2r_c}{C_1 r_c (2R+3r_c)} \\ \frac{1}{C_1 (2R+3r_c)} \\ -\frac{R+r_c}{C_1 r_c (2R+3r_c)} \end{bmatrix}$                               | $A_2 = \begin{bmatrix} -\frac{r_c}{L} & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & \frac{1}{C_2 (R+2r_c)} & \frac{1}{C_2 (R+2r_c)} \\ 0 & 0 & \frac{1}{C_2 (R+2r_c)} & \frac{1}{C_2 (R+2r_c)} \end{bmatrix}$ | $B_2 = \begin{bmatrix} \frac{1}{2L} \\ 0 \\ 0 \\ 0 \end{bmatrix}$ |
|                    | $A_3 = \begin{bmatrix} 0 & -\frac{R+r_c}{L(4R+6r_c)} & \frac{r_c}{L(4R+6r_c)} & -\frac{R+r_c}{L(4R+6r_c)} \\ -\frac{4Rr_c+6r_c r_c}{C_1 r_c (2R+3r_c)} & -\frac{R+2r_c}{C_1 r_c (2R+3r_c)} & \frac{1}{C_1 (2R+3r_c)} & \frac{R+r_c}{C_1 r_c (2R+3r_c)} \\ (R+r_c) \left( \frac{4Rr_c+6r_c r_c}{r_c (2R+3r_c)} + 1 \right) & \frac{R+r_c}{C_2 r_c (2R+3r_c)} & (R+r_c) \left( \frac{1}{2R+3r_c} - \frac{1}{R+r_c} \right) & (R+r_c) \left( \frac{1}{R+r_c} + 2R+3r_c \right) \\ \left( -\frac{4Rr_c+2Rr_c+6r_c r_c+3r_c^2}{C_1 (2R^2+7Rr_c+6r_c^2)} \right) & -\frac{R+2r_c}{C_2 (2R^2+7Rr_c+6r_c^2)} & -\frac{2R+4r_c}{C_1 (2R^2+7Rr_c+6r_c^2)} & -\frac{R+2r_c}{C_2 (2R^2+7Rr_c+6r_c^2)} \end{bmatrix}$ | $B_3 = \begin{bmatrix} \frac{3R+5r_c}{L(4R+6r_c)} \\ -\frac{R+2r_c}{C_1 r_c (2R+3r_c)} \\ \frac{R+r_c}{C_2 r_c (2R+3r_c)} \\ -\frac{R+2r_c}{C_1 (2R^2+7Rr_c+6r_c^2)} \end{bmatrix}$ |                                                                                                                                                                                                         |                                                                   |
| Transfer Functions | $G_1(s) = \frac{I_L(s)}{d(s)} = \frac{(3.329 \times 10^9 s^4) + (1.68 \times 10^{16} s^3) + (3.384 \times 10^{20} s^2) + (1.314 \times 10^{24} s) + (4.705 \times 10^{26})}{s^6 + (5.898 \times 10^6 s^5) + (4.579 \times 10^{11} s^4) + (1.087 \times 10^{16} s^3) + (1.036 \times 10^{20} s^2) + (3.88 \times 10^{23} s) + (4.705 \times 10^{26})}$                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                     |                                                                                                                                                                                                         |                                                                   |
|                    | $G_2(s) = \frac{V_{C_1}(s)}{d(s)} = \frac{(8.041 \times 10^9 s^4) + (1.313 \times 10^{16} s^3) + (2.577 \times 10^{20} s^2) + (9.61 \times 10^{23} s) + (4.705 \times 10^{26})}{s^6 + (5.898 \times 10^6 s^5) + (4.579 \times 10^{11} s^4) + (1.087 \times 10^{16} s^3) + (1.036 \times 10^{20} s^2) + (3.88 \times 10^{23} s) + (4.705 \times 10^{26})}$                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                     |                                                                                                                                                                                                         |                                                                   |

If the rank of the matrix  $\Phi_C$  is 4 (equivalent to the number of state variables,  $\tilde{x}$ ), the system is fully controllable. Subsequently, two additional integral states are determined, as follows:

$$\begin{aligned} \dot{q}(t) &= r(t) - y(t) \\ \Rightarrow \begin{cases} \dot{q}_1(t) = r_1(t) - y_1(t) = r_1(t) - I_L(t) \\ \dot{q}_2(t) = r_2(t) - y_2(t) = r_2(t) - V_{C_1}(t) \end{cases} \end{aligned} \quad (54)$$

Using the newly introduced integral states, the equations for both the state and output are reformulated, as follows:

$$\begin{aligned} \begin{bmatrix} \dot{\tilde{x}}(t) \\ \dot{q}(t) \end{bmatrix} &= \begin{bmatrix} A & \vdots & 0 \\ \dots & \vdots & \dots \\ -E & \vdots & 0 \end{bmatrix} \begin{bmatrix} \tilde{x}(t) \\ \dots \\ q(t) \end{bmatrix} \\ &+ \begin{bmatrix} B \\ \dots \\ 0 \end{bmatrix} \tilde{u}(t) + \begin{bmatrix} 0 \\ \dots \\ I \end{bmatrix} r(t) \\ y(t) &= \begin{bmatrix} E & \vdots & 0 \end{bmatrix} \begin{bmatrix} \tilde{x}(t) \\ \dots \\ q(t) \end{bmatrix} \end{aligned} \quad (55)$$

In the equation above,  $r(t)$  represents the input reference vector and is expressed by the following equation.

$$r(t) = [I_{L,ref} \quad V_{C_1,ref}]^T \quad (56)$$

Derived from (55), the new matrices  $\bar{A}$  and  $\bar{B}$  are determined, as follows:

$$\bar{A} = \begin{bmatrix} A & \vdots & 0 \\ \dots & \vdots & \dots \\ -E & \vdots & 0 \end{bmatrix}, \quad \bar{B} = \begin{bmatrix} B \\ \dots \\ 0 \end{bmatrix} \quad (57)$$

The controllability matrix for the system in (55) can be expressed by the following equation.

$$\begin{aligned} \bar{\Phi}_C &= \begin{bmatrix} B & \vdots & A\Phi_C \\ \dots & \vdots & \dots \\ 0 & \vdots & -E\Phi_C \end{bmatrix} \\ &= \underbrace{\begin{bmatrix} B & \vdots & A \\ \dots & \vdots & \dots \\ 0 & \vdots & -E \end{bmatrix}}_M \begin{bmatrix} I & \vdots & 0 \\ \dots & \vdots & \dots \\ 0 & \vdots & \Phi_C \end{bmatrix} \end{aligned} \quad (58)$$

If  $\Phi_C$  is determined to have complete rank, the system described in (55) is fully controllable, if the rank of the matrix  $M$  is  $n + m$  (where  $n$  and  $m$  represent the number of variable states ( $\tilde{x}$ ) and output signals ( $y$ ), respectively). Thus, the following equation with matrix  $K$  can be written.

$$\tilde{u}(t) = -K \begin{bmatrix} \tilde{x}(t) \\ \dots \\ q(t) \end{bmatrix} = -[K_x \quad \vdots \quad K_q] \begin{bmatrix} \tilde{x}(t) \\ \dots \\ q(t) \end{bmatrix} \quad (59)$$

The matrices  $K_x$  and  $K_q$  are expressed, as follows:

$$K_x = \begin{bmatrix} K_{11} & K_{12} & K_{13} & K_{14} \\ K_{21} & K_{22} & K_{23} & K_{24} \end{bmatrix}, \quad K_q = \begin{bmatrix} K'_{11} & K'_{12} \\ K'_{21} & K'_{22} \end{bmatrix} \quad (60)$$

Inserting (59) into (55) results in the following equation.

$$\begin{bmatrix} \dot{\tilde{x}}(t) \\ \dots \\ \dot{q}(t) \end{bmatrix} = \begin{bmatrix} A - BK_x & \vdots & -BK_q \\ \dots & \vdots & \dots \\ -E & \vdots & 0 \end{bmatrix} \begin{bmatrix} \tilde{x}(t) \\ \dots \\ q(t) \end{bmatrix} + \begin{bmatrix} 0 \\ \dots \\ I \end{bmatrix} r(t)$$

$$y(t) = \begin{bmatrix} E & \vdots & 0 \end{bmatrix} \begin{bmatrix} \tilde{x}(t) \\ \dots \\ q(t) \end{bmatrix} \quad (61)$$

The current challenge is to identify the control signal  $\tilde{u}(t)$  using the state feedback gain matrix  $K$ , ensuring the placement of closed-loop system eigenvalues at specific locations. Various methods exist for establishing the system controller matrix  $K = [K_x, K_q]$ . The MATLAB software’s control systems toolbox features a beneficial pole-placement function. This function takes the system (55) and the desired eigenvalue locations as inputs to calculate the state feedback gain matrices. To ensure system stability, matrices  $K_x$  and  $K_q$  are established, as written below:

$$K_x = \begin{bmatrix} -3.6816 & 318.6502 & 282.7084 & 345.2654 \\ 3.7047 & -322.3272 & -285.8514 & -348.9611 \end{bmatrix} \quad (62)$$

$$K_q = \begin{bmatrix} -0.5606 & 1.1205 \\ 0.5667 & -1.1332 \end{bmatrix} \times 10^5 \quad (63)$$

The block diagram illustrating the control method is presented in Figure 10(a). This diagram visually outlines the steps involved in implementing the aforementioned equations to regulate the  $I_L$  and  $V_{C1}$  of the proposed converter. For instance, when aiming to control  $I_L$  and  $V_{C1}$  to the desired value  $r(t)$ , as illustrated in Figure 10(a), the initial step involves comparing  $r(t)$  with the respective current and voltage. Subsequently, the integral states vector  $\dot{q}(t)$  is derived from (54).  $q(t)$  is obtained, through the integration of  $\dot{q}(t)$ , and in accordance with (59), it is multiplied by the vector  $K_q$ . Additionally, based on (59), the vector  $K_x$  is multiplied by  $x(t)$ . The collective outcome of these computations yields the vector  $\tilde{u}(t)$  as defined in (59). After being multiplied by vector  $B$  and added to vector  $Ax(t)$ , this vector yields  $\dot{x}(t)$  and subsequently  $x(t)$ . Upon multiplication by vector  $E$ , the vector  $x(t)$  leads to  $y(t)$ . All these procedures are illustrated in Figure 10(a). Figures 10(b) and 10(c) depicts the integral state feedback loops for the proposed converter. This system has poles assigned by the matrices  $K_x$  and  $K_q$  at the desired locations and follows the input references  $I_{L,ref}$  and  $V_{C1,ref}$ .

The transfer functions of the system, i.e., (61), are obtained and provided in Table 5. Moreover, the related bode diagrams are depicted in Figure 11. According to the data in Figure 11, the gain margin (GM) values for inductor  $L$  current and




FIGURE 10. Control system of the proposed converter, (a) Block diagram of the pole-placement control method, (b) Regulator loop of the first output ( $I_L$ ) and (c) Regulator loop of the second output ( $V_{C1}$ ).




FIGURE 11. Bode diagram of transfer functions  $G_1(s)$  and  $G_2(s)$ .

capacitor  $C_1$  voltage exceed 10 (GM ( $I_L$  and  $V_{C1}$ ) > 10), and the phase margin (PM) of them is 62.3783 and 72.4654, respectively, which are in the desired range ( $GM \geq 10$  and  $60 \leq PM \leq 80$ ). Thus, the closed-loop system is stable and the system poles are located at suitable places.

## VII. COMPARISON STUDY

The core purpose behind the proposed topology is the enhancement and modification of A-SL-based converters, targeting the achievement of superior performance while employing the least possible number of components. Therefore, conducting a comparative study is essential to assess the extent of the enhancements achieved. Table 6 lists the characteristics of the PC and other similar structures [29], [36], [37], [44], [45], [47], [48], [49], [50], [51], [53], [54], [55], encompassing parameters such as VG, voltage stress on power switches, total voltage stress exerted on power diodes, and component count.

TABLE 6. Comparison with similar topologies.

| Ref. | Voltage Gain                   | Switches Voltage Stress                                                                                           | Diodes Voltage Stress           | Number of |        | TDC |
|------|--------------------------------|-------------------------------------------------------------------------------------------------------------------|---------------------------------|-----------|--------|-----|
|      |                                |                                                                                                                   |                                 | S<br>D    | C<br>L |     |
| [33] | $\frac{3-D^2}{(1-D)^2}$        | $S_1, S_2 : \frac{1-D}{3-D^2} \quad S_3 : \frac{2}{3-D^2}$                                                        | $\frac{8-6D}{3-D^2}$            | 3<br>3    | 3<br>3 | 12  |
| [36] | $\frac{1+3D}{1-D}$             | $S_1 : \frac{4}{3(1+3D)} \quad S_2 : \frac{1}{1+3D}$<br>$S_3 : \frac{1+D}{1+3D} \quad S_4 : \frac{3+5D}{3(1+3D)}$ | $\frac{4+D}{1+3D}$              | 4<br>5    | 1<br>4 | 14  |
| [37] | $\frac{1+5D}{1-D}$             | $S_1, S_2 : \frac{1+D}{1+5D} \quad S_3 : \frac{1+3D}{1+5D}$                                                       | $\frac{6+8D}{1+5D}$             | 3<br>12   | 1<br>6 | 22  |
| [44] | $\frac{1+D_1}{1-D_1-D_2}$      | $S_1, S_2 : \frac{2-D_2}{2(1+D_1)} \quad S_3 : 1$                                                                 | $\frac{3-D_1-2D_2}{1+D_1}$      | 3<br>2    | 1<br>2 | 8   |
| [45] | $\frac{2}{1-D_1-D_2}$          | $S_1, S_2 : \frac{1}{2} \quad S_3 : 1$                                                                            | $\frac{4-D_1-D_2}{2}$           | 3<br>3    | 2<br>2 | 10  |
| [47] | $\frac{1+3D_1-D_2}{1-D_1-D_2}$ | $S_1, S_2 : \frac{1+D_1-D_2}{1+3D_1-D_2} \quad S_3 : 1$                                                           | $\frac{5-D_1}{1+3D_1-D_2}$      | 3<br>8    | 1<br>4 | 16  |
| [48] | $\frac{2-D_2}{1-D_1-D_2}$      | $S_1, S_2 : \frac{1}{2} \quad S_3 : \frac{1+D_1}{2-D_2}$                                                          | $\frac{4-D_1-2.5D_2}{2-D_2}$    | 3<br>3    | 2<br>2 | 10  |
| [49] | $\frac{3-D_1-2D_2}{1-D_1-D_2}$ | $S_1, S_2 : \frac{3-D_2}{2(3-D_1-2D_2)} \quad S_3 : \frac{1+D_1}{3-D_1-2D_2}$                                     | $\frac{5-D_1-3D_2}{3-D_1-2D_2}$ | 3<br>4    | 3<br>2 | 12  |
| [50] | $\frac{3-D_1-D_2}{1-D_1-D_2}$  | $S_1, S_2 : \frac{1}{3-D_1-D_2} \quad S_3 : \frac{2}{3-D_1-D_2}$                                                  | $\frac{5-D_1-D_2}{3-D_1-D_2}$   | 3<br>4    | 3<br>2 | 12  |
| [51] | $\frac{2(1+D_1)}{1-D_1-D_2}$   | $S_1, S_2 : \frac{3+D_1-D_2}{8(1+D_1)} \quad S_3 : \frac{1}{2}$                                                   | $\frac{11+D_1-5D_2}{4(1+D_1)}$  | 3<br>4    | 3<br>2 | 12  |
| [53] | $\frac{2}{1-D_1-D_2}$          | $S_1, S_2 : \frac{1}{2} \quad S_3 : 1$                                                                            | $\frac{4-D_1-D_2}{2}$           | 3<br>3    | 2<br>2 | 10  |
| [54] | $\frac{3-D_2}{1-D_1-D_2}$      | $S_1, S_2 : \frac{1}{3} \quad S_3 : \frac{2}{3} \quad S_4 : \frac{2+D_1}{3-D_2}$                                  | $\frac{18-3D_1-8D_2}{3(3-D_2)}$ | 4<br>4    | 3<br>3 | 14  |
| [55] | $\frac{4D_1+2D_2}{1-D_1-D_2}$  | $S_1, S_2 : \frac{2-D_2}{2(4D_1+2D_2)} \quad S_3 : \frac{1+D_1}{4D_1+2D_2}$                                       | $\frac{6-3D_2}{4D_1+2D_2}$      | 3<br>3    | 4<br>4 | 14  |
| PC   | $\frac{3+D_1-D_2}{1-D_1-D_2}$  | $S_1, S_2 : \frac{2-D_2}{2(3+D_1-D_2)} \quad S_3 : \frac{1+D_1}{3+D_1-D_2}$                                       | $\frac{7-D_1-4D_2}{3+D_1-D_2}$  | 3<br>4    | 3<br>2 | 12  |

Ref: References; PC: Proposed Converter; S: Switch; C: Capacitor; D: Diode; L: Inductor; TDC: Total device count.

In the realm of high step-up converters, the VG stands as the foremost parameter for assessment. The curves illustrating the VG for each topology are depicted in Figure 12(a). It is evident that the PC boasts the highest VG. An optimal converter configuration seeks to minimize components while achieving a high VG. To assess this aspect, the curves depicting VG to the total device count (VG/TDC) for each converter are plotted in Figure 12(b). This visual presentation highlights that the PC outperforms others in VG when accounting for the component count.


Figure 12(c) presents the total voltage stress exerted on the power switches, where it is distinctly observable that the lowest stress is attributed to the PC. The voltage stress experienced by the A-SL cell switches,  $S_1$  and  $S_2$ , differs from the stress encountered by the auxiliary switch,  $S_3$ . This discrepancy arises due to the positioning of  $S_3$  on the output side of the circuit, which results in it bearing a comparatively higher level of stress. Therefore, the comparative plot of the stress exerted on switches  $S_1$  and  $S_2$  is presented in Figure 12(d), while the corresponding stress plot for  $S_3$  is

depicted in Figure 12(e). Figure 12(d) illustrates that the least amount of stress is associated with both [33] and the PC. Nonetheless, it is important to note that the converter mentioned in [33] possesses a reduced VG and lacks the advantages conferred by double-duty cycles. Figure 12(e) reveals that the voltage stress imposed on the auxiliary switch of the other converters is significantly high. For example, in [44], [45], [47], and [53], it equals the output voltage. In contrast, the voltage stress on the PC auxiliary switch is notably low.


Finally, the total voltage stress across the power diodes is compared in Figure 12(f). Four of the twelve converters assessed exhibit lower stress levels, while the remaining nine demonstrate higher stress levels compared to the PC; thus, the PC stress level falls within a favorable and acceptable range.

### VIII. EXPERIMENTAL AND SIMULATION RESULTS

To validate the theoretical analysis and viability of the proffered design, an experimental model is assembled and tested in the laboratory. It should boost a 20V input voltage



**FIGURE 12.** Comparison results ( $D_2 = 0.35$ ). (a) Voltage gain as a function of the duty ratio, (b) Voltage gain to total device count, (c) Summation of voltage stress across the switches, (d) Voltage stress of switches  $S_1$  and  $S_2$ , (e) Voltage stress of the auxiliary switch and (f) The total voltage stress exerted on diodes.



**FIGURE 13.** Experimental setup.

to a 400V output load voltage within the power range of 100-300W. As demonstrated in Figure 7, the output voltage can be adjusted to 400V through different settings of the duty cycles; here, as an example, the duty cycles are selected to be  $D_1 = 50\%$  and  $D_2 = 35\%$ . Employing a microcontroller of the TMS320F28379D model, control pulses with a frequency of 25kHz are generated, and using a gate driver are applied to the MOSFETs in an open-loop control mechanism for obtaining steady-state experimental waveforms. The specifics of the prototype and its individual components are detailed in Table 7, accompanied by a visual depiction of the model within its experimental setting, as portrayed in Figure 13. Figure 14 depicts the waveforms collected from the prototype under a 300W load.


The voltage across the capacitors and output load is provided in Figure 14(a). As is evident, the output voltage stands

**TABLE 7.** Details of the implemented prototype.

| Parameter                      | Value/Description                               |
|--------------------------------|-------------------------------------------------|
| Rated Power                    | 100-300W                                        |
| Input Voltage                  | 20V                                             |
| Output Voltage                 | 400V                                            |
| Switching Frequency            | $f_s = 25\text{kHz}$                            |
| Inductors $L_1$ and $L_2$      | $L = 150\mu\text{H}$ , $r_L = 10\text{m}\Omega$ |
| Power Switches $S_1$ and $S_2$ | IRFP4228PbF, $R_{DS(ON)} = 12\text{m}\Omega$    |
| Power Switch $S_3$             | IRFP4229PbF, $R_{DS(ON)} = 38\text{m}\Omega$    |
| Diode $D_1$                    | BYV32E-200                                      |
| Diodes $D_2, D_3,$ and $D_4$   | SBR10U300CT                                     |
| Capacitors                     | 100 $\mu\text{F}$                               |

at 400V, with a VG around 20, underscoring the converter ability to attain a significant VG. Furthermore, it is observable that the voltage across each capacitor approximates half of the output voltage. The voltage and current waveforms of the input switches  $S_1$  and  $S_2$  are shown in Figure 14(b). As is evident, in mode I, they are active and conducting, in mode II, low voltage is exerted on them, culminating in minimal turn-off switching losses. Figure 14(c) depicts the waveforms related to output switch  $S_3$  and diode  $D_1$ . Observation reveals that this switch is activated under ZVS conditions, and the diode is subjected to a notably low voltage stress.

The current waveform related to inductors  $L_1$  and  $L_2$  is provided in Figure 14(c). It is obvious that the inductors are charged in operation modes I and II and discharged in mode III. The measured average current through inductors is equal to 10.2A, which is in accordance with the theoretical value calculated from (23). Furthermore, it can be seen that when



**FIGURE 14.** Steady-state experimental waveforms of the prototype ( $P_{out} = 300W$ ), (a) Output load and capacitors  $C_1$ ,  $C_2$ , and  $C_3$  voltage, (b) Voltage and current waveforms of switches  $S_1$  and  $S_2$ , (c) Voltage and current waveforms of switch  $S_3$  and diode  $D_1$ , along with inductors  $L_1$  and  $L_2$  current, (d) Input voltage and current along with diode  $D_2$  waveforms and (e) Diodes  $D_3$  and  $D_4$  waveforms.


**TABLE 8.** Theoretical and experimental values comparison.

| Parameters      | Theoretical    | Experimental |
|-----------------|----------------|--------------|
| $V_{out}$       | 400.6V         | 400V         |
| $V_{C1}=V_{C2}$ | 190.8V         | 191V         |
| $V_{C3}$        | 209.7V         | 210V         |
| $V_{D1}$        | 18.8V          | 19V          |
| $V_{D2}=V_{D3}$ | 209.7V, 190.8V | 210V, 190V   |
| $V_{D4}$        | 18.8V, 209.7V  | 19V, 210V    |
| $V_{S1}=V_{S2}$ | 9.4V, 104.8V   | 10V, 106V    |
| $V_{S3}$        | 190.8V         | 192V         |


the output power is 300W, the inductors current ripple rate is approximately 34%, and the converter operates in CCM. In addition, the input voltage and the current drawn from the source are shown in Figure 14(d).

The voltage and current waveforms of all diodes are provided in Figures 14(c)-14(d), which correspond precisely with the theoretical waveform illustrations presented in Figure 3(a). The maximum voltage subjected to the diodes is about 210V which is considerably lower than the output. Utilizing (45), the theoretical output voltage is determined to be 400.6V; subsequently, the voltage stress on components is ascertained through Table 1. Table 8 juxtaposes these figures against the empirically measured values, thereby corroborating the theoretical analysis.

Figure 15 presents the distribution of losses among the components when operating at 300W, clearly indicating that the principal losses within the showcased circuit originate from the switches, followed by losses associated with the diodes. The predominant portion of the losses experienced by the diodes is related to their forward voltage drop. In Figure 16, the efficiency curve is theoretically plotted using (44), juxtaposed with the experimentally measured efficiency across various output power levels ranging from



**FIGURE 15.** Power losses distribution in the PC (300W).



**FIGURE 16.** Experimental, simulation and theoretical efficiency versus output power.

100W to 300W. As is evident, the efficiency of the converter is higher than 95%.

To assess the system stability and dynamic performance, a step change in the input voltage, specifically from 20V to 15V, is applied to the prototype operating under a closed-loop control scheme. Subsequently, the associated dynamic response is depicted in Figure 17(a). It is manifest that following transient fluctuations lasting approximately 200ms, the output voltage is adeptly regulated to 400V. Furthermore, examining the effect of the load abrupt shift from 150W to 300W, Figure 17(b) displays the corresponding






FIGURE 17. Dynamic performance of the PC, (a) Response to the input step change and (b) Response to the load step change.




FIGURE 18. Steady-state simulation waveforms of the proposed converter ( $P_{out} = 300W$ ).

dynamic response. Notably, it demonstrates a swifter adjustment to the target output voltage of 400V, accompanied by diminished transient fluctuations.

Finally, the proposed converter is simulated using PSIM software to complement this study and to clearly illustrate all the waveforms associated with the proposed

converter. The simulation parameters are selected based on Table 7.

A 20V supply is applied, and the load resistance is  $547\Omega$  ( $P_{\text{out}} = 300\text{W}$ ). The duty cycles are chosen to be  $D_1 = 50\%$  and  $D_2 = 35\%$ . The output voltage is 400V. The obtained simulation waveforms are illustrated in Figure 18. Moreover, the efficiency of the simulated model is measured and the results are added to Figure 16. Upon detailed observation and scrutiny of these waveforms, it can be deduced that the results from theoretical analyses, laboratory experiments, and simulations are all congruent and mutually validate each other accuracy.

## IX. CONCLUSION

In this paper, a new topology for DC-DC conversion was proposed, characterized by a high voltage gain (VG) capability without reliance on transformers or coupled inductors. This was achieved by effectively integrating an active switched-inductor network with switched capacitors, providing double-duty cycles. The operational principle and the steady-state analysis were provided in detail, followed by design guidelines, efficiency analysis, and small-signal modeling with pole placement control analysis. A 20V to 400V lab-based prototype was implemented and experimented with, to validate the theoretical analysis. It was illustrated that by utilizing the second duty cycle, high VG ( $G = 20$ ) is attainable through the use of low duty cycle values ( $D_1 = 50\%$  and  $D_2 = 35\%$ ). Also, the output switch under ZVS conditions and low turn-off switching losses of the input switches were achieved. Furthermore, an additional control variable was added; hence, the converter control mechanism was improved. In a comparative study with other similar topologies, the characteristics of the PC were thoroughly assessed, revealing that the PC exhibits the highest VG and lowest voltage stress of its switches in this category. Low voltage stress exerted on the switches ( $V_{S1} = V_{S2} = 105\text{V}$  and  $V_{S3} = 192\text{V}$ ) enables the implementation of low voltage rating MOSFETs with low on-resistance, resulting in improved efficiency. Furthermore, the diodes experience low voltage stress ( $V_{D1} = 20\text{V}$ ,  $V_{D2} = V_{D3} = V_{D4} = 210\text{V}$ ). Omitting the use of a transformer or coupled inductors in this structure reduced the converter size and weight, eliminated the challenges of leakage inductors, and also streamlined analysis, design, and fabrication. At the power of 300W and the gain of 20, the efficiency was measured to be 95%. Consequently, the proposed converter is suitable for applications requiring high step-up conversion.

## REFERENCES

- [1] M. Forouzes, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up DC–DC converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017.
- [2] M. S. Bhaskar, V. K. Ramchandaramurthy, S. Padmanaban, F. Blaabjerg, D. M. Ionel, M. Mitolo, and D. Almakhlis, "Survey of DC–DC non-isolated topologies for unidirectional power flow in fuel cell vehicles," *IEEE Access*, vol. 8, pp. 178130–178166, 2020.
- [3] H. Tarzamni, H. S. Gohari, M. Sabahi, and J. Kyyr , "Nonisolated high step-up DC–DC converters: Comparative review and metrics applicability," *IEEE Trans. Power Electron.*, vol. 39, no. 1, pp. 582–625, Jan. 2024.
- [4] R. Afzal, Y. Tang, H. Tong, and Y. Guo, "A high step-up integrated coupled inductor-capacitor DC–DC converter," *IEEE Access*, vol. 9, pp. 11080–11090, 2021.
- [5] P. Alavi, A. Khoshkbar-Sadigh, E. Babaei, P. Mohseni, V. Marzang, and I. Talebian, "New auxiliary circuit for boost converter to achieve soft-switching operation and zero input current ripple," *IET Power Electron.*, vol. 13, no. 17, pp. 3910–3921, Dec. 2020.
- [6] J.-W. Yang and H.-L. Do, "Soft-switching bidirectional DC–DC converter using a lossless active snubber," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 5, pp. 1588–1596, May 2014.
- [7] J. Zhao, D. Chen, and J. Jiang, "Transformerless high step-up DC–DC converter with low voltage stress for fuel cells," *IEEE Access*, vol. 9, pp. 10228–10238, 2021.
- [8] H. Li and D. Chen, "A novel high step-up nonisolated quasi-Z-source DC–DC converter with active switched inductor and switched capacitor," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 11, no. 5, pp. 5062–5077, Oct. 2023.
- [9] A. Nadermohammadi, M. Maalandish, A. Seifi, P. Abolhasani, S. H. Hosseini, and M. Farsadi, "A non-isolated single-switch ultra-high step-up DC–DC converter with coupled inductor and low-voltage stress on switch," *IET Power Electron.*, vol. 17, no. 2, pp. 251–265, Feb. 2024.
- [10] M. Maalandish, E. Babaei, P. Abolhasani, M. Gheisarnajad, and M. Khooban, "Ultra high step-up soft-switching DC/DC converter using coupled inductor and interleaved technique," *IET Power Electron.*, vol. 16, no. 8, pp. 1320–1338, Jun. 2023.
- [11] R. Rahimi, S. Habibi, M. Ferdowsi, and P. Shamsi, "An interleaved high step-up DC–DC converter based on integration of coupled inductor and built-in-transformer with switched-capacitor cells for renewable energy applications," *IEEE Access*, vol. 10, pp. 34–45, 2022.
- [12] P. Mohseni, M. Dezhbord, Md. R. Islam, W. Xu, and K. M. Muttaqi, "Interleaved ultra-high step-up DC–DC converters with extendable voltage gains and ZVS performance," *IEEE Access*, vol. 9, pp. 129417–129430, 2021.
- [13] P. Abolhasani, M. Maalandish, A. Nadermohammadi, M. B. B. Sharifian, M. R. Feysi, and S. H. Hosseini, "A high step-up high step-down coupled inductor based bidirectional DC–DC converter with low voltage stress on switches," *IET Power Electron.*, vol. 17, no. 7, pp. 802–823, May 2024.
- [14] Z. Yan, J. Zeng, Z. Guo, R. Hu, and J. Liu, "A soft-switching bidirectional DC–DC converter with high voltage gain and low voltage stress for energy storage systems," *IEEE Trans. Ind. Electron.*, vol. 68, no. 8, pp. 6871–6880, Aug. 2021.
- [15] Y. Zhang, W. Zhang, F. Gao, S. Gao, and D. J. Rogers, "A switched-capacitor interleaved bidirectional converter with wide voltage-gain range for super capacitors in EVs," *IEEE Trans. Power Electron.*, vol. 35, no. 2, pp. 1536–1547, Feb. 2020, doi: 10.1109/TPEL.2019.2921585.
- [16] Y. Niazi, A. Rajaei, V. M. Tehrani, M. Shasadeghi, S. Mobayen, and P. Skrush, "A switched-capacitor multi-level inverter with variable voltage gain based on current-fed Dickson voltage multiplier," *IEEE Access*, vol. 11, pp. 119352–119361, 2023.
- [17] D. Sadeghpour and J. Bauman, "High-efficiency coupled-inductor switched-capacitor boost converter with improved input current ripple," *IEEE Trans. Ind. Electron.*, vol. 69, no. 8, pp. 7940–7951, Aug. 2022.
- [18] A. Pandey and S. Pattnaik, "Design and analysis of extendable switched-inductor and capacitor-divider network based high-boost DC–DC converter for solar PV application," *IEEE Access*, vol. 10, pp. 66992–67007, 2022.
- [19] D. Bao, A. Kumar, X. Pan, X. Xiong, A. R. Beig, and S. K. Singh, "Switched inductor double switch high gain DC–DC converter for renewable applications," *IEEE Access*, vol. 9, pp. 14259–14270, 2021.
- [20] S. Sadaf, N. Al-Emadi, P. K. Maroti, and A. Iqbal, "A new high gain active switched network-based boost converter for DC microgrid application," *IEEE Access*, vol. 9, pp. 68253–68265, 2021.
- [21] S. Khan, M. Zaid, A. Mahmood, A. S. Nooruddin, J. Ahmad, M. L. Alghaythi, B. Alamri, M. Tariq, A. Sarwar, and C.-H. Lin, "A new transformerless ultra high gain DC–DC converter for DC microgrid application," *IEEE Access*, vol. 9, pp. 124560–124582, 2021.
- [22] T. Shanthi, S. U. Prabha, and K. Sundaramoorthy, "Non-isolated n-stage high step-up DC–DC converter for low voltage DC source integration," *IEEE Trans. Energy Convers.*, vol. 36, no. 3, pp. 1625–1634, Sep. 2021.

- [23] S. Khan, M. Zaid, M. D. Siddique, and A. Iqbal, "Ultra high gain step up DC/DC converter based on switched inductor and improved voltage lift technique for high-voltage applications," *IET Power Electron.*, vol. 15, no. 10, pp. 932–952, Aug. 2022.
- [24] L. -S. Yang, T. -J. Liang, and J. -F. Chen, "Transformerless DC–DC converters with high step-up voltage gain," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3144–3152, Aug. 2009.
- [25] M. Alsolami and A. Allehyani, "A non-isolated high voltage gain DC–DC converter based hybrid switched LC network for renewable energy applications," *Int. J. Circuit Theory Appl.*, vol. 50, no. 6, pp. 2055–2074, Jun. 2022.
- [26] Y. Tang, D. Fu, T. Wang, and Z. Xu, "Hybrid switched-inductor converters for high step-up conversion," *IEEE Trans. Ind. Electron.*, vol. 62, no. 3, pp. 1480–1490, Mar. 2015.
- [27] J. Ahmad, M. D. Siddique, A. Sarwar, C. H. Lin, and A. Iqbal, "A high gain noninverting DC–DC converter with low voltage stress for industrial applications," *Int. J. Circuit Theory Appl.*, vol. 49, no. 12, pp. 4212–4230, Dec. 2021.
- [28] Y. Tang, T. Wang, and Y. He, "A switched-capacitor-based active-network converter with high voltage gain," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2959–2968, Jun. 2014.
- [29] M. A. Salvador, T. B. Lazzarin, and R. F. Coelho, "High step-up DC–DC converter with active switched-inductor and passive switched-capacitor networks," *IEEE Trans. Ind. Electron.*, vol. 65, no. 7, pp. 5644–5654, Jul. 2018.
- [30] M. A. Salvador, J. M. de Andrade, T. B. Lazzarin, and R. F. Coelho, "Non-isolated high-step-Up DC–DC converter derived from switched-inductors and switched-capacitors," *IEEE Trans. Ind. Electron.*, vol. 67, no. 10, pp. 8506–8516, Oct. 2020.
- [31] A. M. S. S. Andrade, T. M. K. Faistel, R. A. Guisso, and A. Toebe, "Hybrid high voltage gain transformerless DC–DC converter," *IEEE Trans. Ind. Electron.*, vol. 69, no. 3, pp. 2470–2479, Mar. 2022.
- [32] A. Singh, V. Siva, A. Kumar, and S. K. Singh, "Analysis and design of switched LC converter with reduced voltage stress for photovoltaic applications," *IEEE Trans. Ind. Appl.*, vol. 59, no. 5, pp. 6468–6479, Sep./Oct. 2023.
- [33] B. Krishna and V. Karthikeyan, "Active switched-inductor network step-up DC–DC converter with wide range of voltage-gain at the lower range of duty cycles," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 2, no. 4, pp. 431–441, Oct. 2021.
- [34] M. S. Bhaskar, N. Gupta, S. Selvam, D. J. Almkhles, P. Sanjeevikumar, J. S. M. Ali, and S. Umashankar, "A new hybrid zeta-boost converter with active quad switched inductor for high voltage gain," *IEEE Access*, vol. 9, pp. 20022–20034, 2021.
- [35] N. Tewari, N. Paul, M. Jayaraman, and M. Prabhakar, "Reconfigurable high step-up DC to DC converter for microgrid applications," *IET Power Electron.*, vol. 17, no. 9, pp. 1023–1034, Jul. 2024.
- [36] H. Mashinchi Maheri, E. Babaei, M. Sabahi, and S. H. Hosseini, "High step-up DC–DC converter with minimum output voltage ripple," *IEEE Trans. Ind. Electron.*, vol. 64, no. 5, pp. 3568–3575, May 2017.
- [37] E. Babaei, H. M. Maheri, M. Sabahi, and S. H. Hosseini, "Extendable nonisolated high gain DC–DC converter based on active-passive inductor cells," *IEEE Trans. Ind. Electron.*, vol. 65, no. 12, pp. 9478–9487, Dec. 2018.
- [38] E. Babaei, H. M. Maheri, and M. Sabahi, "A transformer-less DC–DC converter with high voltage conversion ratio adopting inverting voltage lift cell," *IET Circuits, Devices Syst.*, vol. 16, no. 3, pp. 257–271, May 2022.
- [39] Y. Tang, H. Tong, R. Afzal, and Y. Guo, "High step-up ZVT converter based on active switched coupled inductors," *IEEE Access*, early access, Nov. 27, 2020, doi: [10.1109/ACCESS.2020.3041004](https://doi.org/10.1109/ACCESS.2020.3041004).
- [40] T.-J. Liang, P. Luo, and K.-H. Chen, "A high step-up DC–DC converter with three-winding coupled inductor for sustainable energy systems," *IEEE Trans. Ind. Electron.*, vol. 69, no. 10, pp. 10249–10258, Oct. 2022.
- [41] P. Luo, T.-J. Liang, K.-H. Chen, and S.-M. Chen, "Design and implementation of a high step-up DC–DC converter with active switched inductor and coupled inductor," *IEEE Trans. Ind. Appl.*, vol. 59, no. 3, pp. 3470–3480, May/June 2023.
- [42] A. Imanlou, E. S. Najmi, R. Behkam, M. Nazari-Heris, and G. B. Gharehpetian, "A new high voltage gain active switched-inductor based high step-up DC–DC converter with coupled-inductor," *IEEE Access*, vol. 11, pp. 56749–56765, 2023.
- [43] A. Imanlou, E. S. Najmi, and E. Babaei, "A new high voltage gain DC–DC converter based on active switched-inductor technique," *Int. J. Circuit Theory Appl.*, vol. 52, no. 2, pp. 634–657, 2024.
- [44] M. Lakshmi and S. Hemamalini, "Nonisolated high gain DC–DC converter for DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1205–1212, Feb. 2018.
- [45] P. K. Maroti, R. Al-Ammari, M. S. Bhaskar, M. Meraj, A. Iqbal, S. Padmanaban, and S. Rahman, "New tri-switching state non-isolated high gain DC–DC boost converter for microgrid application," *IET Power Electron.*, vol. 12, no. 11, pp. 2741–2750, Sep. 2019.
- [46] M. F. Baba, A. V. Giridhar, and B. L. Narasimharaju, "Nonisolated high gain hybrid switched-inductor DC–DC converter with common switch grounding," *Int. J. Circuit Theory Appl.*, vol. 50, no. 8, pp. 2810–2828, Aug. 2022.
- [47] B. Faridpak, M. Bayat, M. Nasiri, R. Samanbakhsh, and M. Farrokhihar, "Improved hybrid switched inductor/switched capacitor DC–DC converters," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 3053–3062, Mar. 2021.
- [48] M. Sagar Bhaskar, M. Meraj, A. Iqbal, S. Padmanaban, P. Kiran Maroti, and R. Alamari, "High gain transformer-less double-duty-triple-mode DC/DC converter for DC microgrid," *IEEE Access*, vol. 7, pp. 36353–36370, 2019.
- [49] M. S. Bhaskar, R. Alamari, M. Meraj, S. Padmanaban, and A. Iqbal, "A new triple-switch-triple-mode high step-up converter with wide range of duty cycle for DC microgrid applications," *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 7425–7441, Nov. 2019.
- [50] P. K. Maroti, S. Padmanaban, M. S. Bhaskar, M. Meraj, A. Iqbal, and R. Al-Ammari, "High gain three-state switching hybrid boost converter for DC microgrid applications," *IET Power Electron.*, vol. 12, no. 14, pp. 3656–3667, Nov. 2019.
- [51] F. Mumtaz, N. Z. Yahaya, S. T. Meraj, N. S. S. Singh, and G. E. M. Abro, "A novel non-isolated high-gain non-inverting interleaved DC–DC converter," *Micromachines*, vol. 14, no. 3, p. 585, Feb. 2023.
- [52] M. Samiullah, A. Iqbal, I. Ashraf, and S. Rahme, "Split duty super boost converter for high voltage applications in a DC microgrid," *IEEE Access*, vol. 9, pp. 101078–101088, 2021.
- [53] M. S. Bhaskar, D. J. Almkhles, S. Padmanaban, J. B. Holm-Nielsen, A. R. Kumar, and S. O. Masebinu, "Triple-mode active-passive parallel intermediate links converter with high voltage gain and flexibility in selection of duty cycles," *IEEE Access*, vol. 8, pp. 134716–134727, 2020.
- [54] M. S. Bhaskar, U. Subramaniam, S. Selvam, D. Almkhles, S. Padmanaban, and M. Muhibbullah, "DC–DC parallel legs linked high gain converter for microgrid applications," *IET Renew. Power Gener.*, pp. 1–18, 2022, doi: [10.1049/rpg2.12629](https://doi.org/10.1049/rpg2.12629).
- [55] V. Marzang, E. Babaei, H. Mehrjerdi, A. Iqbal, and S. Islam, "A high step-up DC–DC converter based on ASL and VMC for renewable energy applications," *Energy Rep.*, vol. 8, pp. 12699–12711, Nov. 2022.



**ARASH IMANLOU** (Graduate Student Member, IEEE) was born in Tabriz, Iran. He received the M.Sc. degree in electrical engineering (power electronics) from the University of Tabriz, Tabriz, in 2022. His current research interests include the analysis, modeling, design, and control of high step-up dc–dc and power electronic converters, and their applications.



**REZA BEHKAM** (Graduate Student Member, IEEE) received the B.Sc. degree in electrical engineering from the University of Tabriz, Tabriz, Iran, in 2018, and the M.Sc. degree (Hons.) in electrical engineering from the Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran, in 2021. He is the author of more than ten published ISI-ranked journal articles and IEEE-indexed conference papers. He received the prestigious Best Paper Award at the 26th International Electrical Power Distribution Conference (EPDC), in May 2022.

He was also the winner of the Best Dissertation Award by the IEEE Iran Section, in December 2022, for the M.Sc. dissertation. He is a scientific reviewer of several IEEE, IET, and Elsevier journals. His research interests include the application of statistical analysis, electrical network optimization, and smart grids.



**ALI NADERMOHAMMADI** was born in Tabriz, Iran. He is currently pursuing the M.Sc. degree in electrical engineering (power electronics) with the Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz. His research interests include dc–dc, dc-ac, and ac–ac converters designing and controlling power electronic converters.



**HAMED NAFISI** received the B.Sc., M.Sc., and Ph.D. degrees in electrical engineering from Iranian Center of Excellence in Power Systems, Amirkabir University of Technology, Tehran, Iran, in 2006, 2008, and 2014, respectively. He is an Assistant Professor at the Department of Electrical Engineering, Amirkabir University of Technology, and also a Visiting Researcher with the Department of Energy, Politecnico di Milano, Milano, Italy, as well. His current research interests include smart grids, peer-to-peer energy trading, electric vehicles, power system protection, and power electronics applications in power systems.



**HAMED HEYDARI-DOOSTABAD** (Senior Member, IEEE) received the Ph.D. degree (Hons.) in electrical engineering from the Ferdowsi University of Mashhad, Mashhad, Iran, in 2018. He is currently an Assistant Professor with the School of Electrical and Electronic Engineering, University College Dublin (UCD), Dublin, Ireland. His research interests include power electronics, especially power converters, renewable energy systems, and control systems.



**GEVORK B. GHAREHPETIAN** (Senior Member, IEEE) received the B.S. degree (Hons.) in electrical engineering from Tabriz University, Tabriz, Iran, in 1987, the M.S. degree (Hons.) in electrical engineering from the Amirkabir University of Technology (AUT), Tehran, Iran, in 1989, and the Ph.D. degree (Hons.) in electrical engineering from Tehran University, Tehran, in 1996. As a Ph.D. Student, he has received a scholarship from DAAD (German Academic Exchange Service),

from 1993 to 1996. He was with the High Voltage Institute, RWTH Aachen, Aachen, Germany. He was an Assistant Professor with AUT, from 1997 to 2003, an Associate Professor, from 2004 to 2007, and a Professor, since 2007. He is the author of more than 1400 journals and conference papers. His research interests include smart grids, microgrids, FACTS and HVDC systems, and the monitoring of power transformers and its transients. He is a Distinguished Member of CIGRE and IAEEE. He was selected by the Ministry of Science Research and Technology (MSRT) as a Distinguished Professor of Iran, by Iranian Association of Electrical and Electronics Engineers (IAEEE) as the Outstanding Researcher of Iran, by Iran Energy Association (IEA) as the Best Researcher of Iran in the field of energy, by MSRT as the Outstanding Researcher of Iran, by the Academy of Science of the Islamic Republic of Iran as the Distinguished Professor of electrical engineering, and by the National Elites Foundation as the Laureates of Alameh Tabatabaei Award. He received the National Prize, in 2008, 2010, 2018, 2018, 2019, and 2019. According to the Web of Science database (2005–2019), he is among the world's top 1% elite scientists according to Essential Science Indicators (ESI) ranking systems. Since 2004, he has been the Editor-in-Chief of *Journal of Iranian Association of Electrical and Electronics Engineers*.

...