

Received 16 June 2024, accepted 28 June 2024, date of publication 5 July 2024, date of current version 17 July 2024.

Digital Object Identifier 10.1109/ACCESS.2024.3424228

## RESEARCH ARTICLE

# A Wide-Dynamic-Range, DC-Coupled, Time-Based Neural-Recording IC With Optimized CCO Frequency

DONGHYUN YOUN<sup>1</sup>, (Graduate Student Member, IEEE),  
 YOUNGIN KIM<sup>1,2</sup>, (Graduate Student Member, IEEE), INJUN CHOI<sup>3</sup>,  
 YOONTAE JUNG<sup>1</sup>, (Graduate Student Member, IEEE), HYUNTAK JEON<sup>4</sup>,  
 KYUNGTAEE LEE<sup>5</sup>, SOON-JAE KWEON<sup>6</sup>, (Member, IEEE),  
 SOHMYUNG HA<sup>7,8</sup>, (Senior Member, IEEE), AND  
 MINKYU JE<sup>1</sup>, (Senior Member, IEEE)

<sup>1</sup>School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon 34141, South Korea<sup>2</sup>Department of Information Technology and Electrical Engineering, ETH Zürich, 8092 Zürich, Switzerland<sup>3</sup>Samsung Electronics, Hwaseong-si, Gyeonggi-do 18448, South Korea<sup>4</sup>School of Semiconductor Engineering, Chungbuk National University, Cheongju-si, Chungcheongbuk-do 28644, South Korea<sup>5</sup>Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu 42988, South Korea<sup>6</sup>School of Information, Communications and Electronic Engineering, The Catholic University of Korea, Bucheon-si, Gyeonggi-do 14662, South Korea<sup>7</sup>Division of Engineering, New York University Abu Dhabi, Abu Dhabi, United Arab Emirates<sup>8</sup>Tandon School of Engineering, New York University, New York, NY 10003, USA

Corresponding authors: Soon-Jae Kweon (sj.kweon@catholic.ac.kr), Sohmyung Ha (sohmyung@nyu.edu), and Minkyu Je (mkje@kaist.ac.kr)

This work was supported in part by the Research Fund of The Catholic University of Korea, in 2023; in part by the Information Technology Research Center (ITRC) Program through the Institute of Information and Communications Technology Planning and Evaluation (IITP), South Korea, funded by the Ministry of Science and ICT (MSIT), South Korea, under Grant IITP-2020-0-01778; and in part by the National Research Foundation (NRF), South Korea, funded by the MSIT, under Grant RS-2024-00336880 and Grant NRF-2020M3C1B8A01111568.

**ABSTRACT** This paper presents a wide-dynamic-range, DC-coupled, time-based neural-recording integrated circuit (IC), which is resilient against stimulation artifacts, for bidirectional neural interfaces. The proposed neural-recording IC based on delta-sigma modulation consists of an input  $G_m$  cell, current-controlled oscillator (CCO)-based integrator, phase quantizer, and tri-level current-steering DACs. The feedback current-steering DACs embedded in the current sources of the input  $G_m$  cell enable the recording IC to achieve a wide enough dynamic range to directly digitize the neural signals on top of stimulation artifacts while maintaining a moderately high input impedance. Moreover, the free-running frequency of the CCO-based integrator is set to be the optimum frequency of 0.49 times the sampling rate, thereby achieving high loop gain while utilizing inherent clocked averaging (CLA). Designed and post-layout simulated in a 65-nm process, the neural-recording IC achieves an SNDR of 76.3 dB over a signal bandwidth of 10 kHz while consuming low power of 5.04  $\mu$ W with a sufficiently wide linear input range of 200 mV<sub>pp</sub>.

**INDEX TERMS** Bidirectional neural interface, current-controlled oscillator (CCO), closed-loop neuromodulation, linear input range, neural recording, optimization, time-based delta-sigma modulator (DSM), wide dynamic range.

The associate editor coordinating the review of this manuscript and approving it for publication was Mahmoud Al Ahmad<sup>1</sup>.

## I. INTRODUCTION

Analog front-ends with a wide dynamic range (DR) are one of the essential components of neural-recording integrated circuits (ICs) [1], [2], [3], [4], [5], [6], [7], [8], [9], [10],




FIGURE 1. Overall block diagram of bidirectional neural interfaces.




FIGURE 2. Architectures of the neural-recording front-end: (a) conventional architecture using an IA and low-resolution ADC; (b) direct-digitization architecture using a high-resolution ADC.

[11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29]. As shown in Fig. 1, ICs for bidirectional neural interfaces need to acquire weak neural signals while avoiding the recording channel saturation caused by large stimulation artifacts from stimulation circuits [29], [30], [31]. The magnitude of the stimulation artifacts could reach up to a few hundreds of mV at the input of the recording channel, while action potentials (APs) are recorded as less than 1 mV<sub>pp</sub>. Such small neural signals on top of the large stimulation artifacts have made the design of neural-recording ICs challenging.

Fig. 2 shows two architectures of neural-recording ICs. The traditional recording IC architecture shown in Fig. 2(a) consists of an instrumentation amplifier (IA) and analog-to-digital converter (ADC) [32], [33], [34], [35], [36], [37], [38], [39], [40], [41], [42], [43], [44], [45], [46], [47], [48], [49], [50], [51], [52], [53], [54], [55], [56], [57], [58], [59], [60], [61], [62], [63], [64], and it can relax the resolution requirement of the following ADC by using a high-gain IA [32], [33], [34], [35], [36], [37], [38], [39], [40], [41], [42], [43], [44], [45], [46], [47], [48], [49], [50], [51]. In this structure, however, the signal-to-noise and distortion ratio (SNDR) performance can be degraded by the saturation of the IAs when a large stimulation artifact comes to the input of IA. To address this saturation issue by enhancing the DR, the neural-recording ICs with a low-gain IA or an amplifier




FIGURE 3. Prior DC-coupled, time-based DSMs for neural recording applications: (a) 1<sup>st</sup>-order DSM with degeneration RDAC, (b) 2<sup>nd</sup>-order DSM to compensate low  $K_{CCO}$ , (c) 2<sup>nd</sup>-order DSM using PFD quantizer.

stage using an adaptive gain were proposed [52], [53], [54], [55], [56]. However, all of these IA-based recording ICs suffer from low input impedance ( $Z_{in}$ ) and insufficient DR performance. Capacitively-coupled IA (CCIAs) [32], [33], [34], [35], [36], [37], [38], [39], [40], [41], [42], [43], [44], [45], [57], [58], [59], [60], [61], [65], [66], [67], [68] and current-balanced IA (CBIAs) [46], [47], [48], [49], [50], [51] with an input chopper are generally used as the amplification stage, and they cannot offer sufficiently high  $Z_{in}$ , resulting in the attenuation of the neural signals, the reduction of common-mode rejection ratio, and more susceptibility to artifacts.  $Z_{in}$  can be increased by  $Z_{in}$  boosting techniques [52] but at the cost of additional power and area overheads.

Alternatively, many direct digitization architectures have been demonstrated for wider DR and high input impedance (Fig. 2(b)) [1], [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28]. They are composed of only an ADC, which directly digitizes the neural signal. Because the front-end gain stage is removed, the ADC in this topology

should have lower input-referred noise than the ADC of the architecture shown in Fig. 2(a). In addition, the ADC should support a wide input DR of a few hundreds of mV while maintaining a high linearity to acquire small neural signals even under conditions with large artifacts. To satisfy all these requirements, closed-loop architectures with noise-shaping techniques based on delta-sigma-modulators (DSMs) are preferred. While the DSMs for direct digitization enhance DR performance, they are not friendly to process and supply voltage scaling. This is because most of the DSMs used in this structure utilize conventional analog loop filters, such as active RC filters and  $G_m$ -C integrators [2], [3], [4], [10], [11], [12], [13], [14], [15], [16].

Recently, time-based quantizers, which use a pair of current-controlled oscillators (CCOs) and D flip-flops (DFFs) as a loop-filter and quantizer, have gained significant attention [6], [7], [8], [9], [17], [18], [25], [69], [70], [71]. Unlike the traditional analog loop filters, the time-based quantizers are favorable under a low supply voltage since the output of the integrator in the closed-loop system is represented not by a voltage amplitude but by its time-domain information [5], [7], [71], [72]. Moreover, the time-based quantizers have inherent dynamic-element-matching (DEM) characteristics, thereby achieving high energy efficiency by eliminating the additional DEM circuit [6], [18], [69], [70], [71], [72].

Thanks to their superior characteristics, time-based quantizers have been used in DC-coupled DSMs for neural-recording ICs, providing a wide DR with moderate  $Z_{in}$  [5], [6], [18]. Since these recording ICs with time-based quantizers do not need AC-coupling input capacitors and choppers [5], [6], moderate  $Z_{in}$  can be achieved without any additional impedance-boosting technique.

Fig. 3 shows prior DC-coupled time-based DSMs designed to record neural signals. Fig. 3(a) shows a DC-coupled time-based 1<sup>st</sup>-order DSM using a feedback-controlled resistor digital-to-analog converter (R-DAC). Here, the R-DAC is embedded on the source side of the input  $G_m$  cell as its source-degeneration resistor [5]. This structure can improve the DR thanks to the linearized source-degenerated  $G_m$  cell and noise shaping by the DSM. Moreover, since the R-DAC is not directly connected to the inputs of the  $G_m$  cell, the DC-coupled structure can be used, resulting in a moderately large  $Z_{in}$ . However, it cannot utilize the intrinsic clocked-averaging (CLA) property of the CCO-based integrator as the DEM operation because the R-DAC is implemented in the form of series-connected unit resistors. As a result, the bandwidth of the DSM is limited to 200 Hz because of DAC mismatches, and the achieved bandwidth is insufficient to record APs.

To mitigate the performance degradation by DAC mismatches, DC-coupled time-based 2<sup>nd</sup>-order DSMs shown in Figs. 3(b) and 3(c) have been demonstrated [6], [18]. The 2<sup>nd</sup>-order DSM in Fig 3(b) uses a  $G_m$  cell, and a feedback-controlled R-DAC is connected to the tail current source of the  $G_m$  cell in parallel [6]. Here, since the R-DAC consists of




FIGURE 4. Overall block diagram of the proposed 1<sup>st</sup>-order DSM with high  $K_{CCO}$  and low ISI error.




FIGURE 5. Block diagram of the time-based quantizer.

parallelly connected unit resistors, this topology can utilize the intrinsic CLA of CCO, achieving a wider bandwidth compared to the topology in Fig. 3(a). The DSM shown in Fig. 3(c), which is the extended version of Fig. 3(b), newly adopts a phase-frequency detector (PFD) quantizer to reduce the number of the CCO stages compared to that of Fig. 3(b) [18]. In addition, a tri-level current-steering DAC (I-DAC) is adopted instead of the R-DAC to achieve better power and area efficiency [18].

However, the DSMs in Figs. 3(b) and 3(c) use an additional  $G_m$  cell to compensate for their small loop gain. The CCOs in Figs. 3(b) and 3(c) have low free-running frequency  $F_{CCO}$  to utilize the intrinsic CLA feature [6], [18]. For example, the  $F_{CCO}$  of the work presented in [6] is 60 kHz, which is much lower than the sampling frequency  $F_S$  of 1.28 MHz. This results in a low gain of the CCO,  $K_{CCO}$ , reducing the loop gain of the whole CCO-based DSM. Thus, to compensate for performance degradation by such a small loop gain, the 2<sup>nd</sup>-order DSM structure and gain-boosting amplifier are required, thus consuming additional power with additional noise by the gain-boosting amplifier. Furthermore, the first integrators shown in Figs. 3(b) and 3(c) operate on the voltage domain rather than the time domain, so the integrators require additional capacitors and enough voltage headroom.

To address these issues, this paper proposes a neural-recording IC based on a DC-coupled time-based 1<sup>st</sup>-order DSM with an optimum  $F_{CCO}$ , which is much higher than those of the prior works. With the optimum  $F_{CCO}$ , the CCO achieves a high loop gain without an additional  $G_m$ -C integrator and offers a well-known DEM pattern with low ISI errors through its inherent CLA. As a result, the DSM achieves a DR wide enough to record small neural signals on

top of stimulation artifacts while avoiding the use of 2<sup>nd</sup>-order structure and a power-hungry gain-boosting amplifier.

This article is organized as follows. Sections II and III present the operation and design of the proposed time-based DSM operating with optimum CCO frequency, respectively. Section IV shows the post-layout simulation results of the designed neural-recording IC. Finally, the conclusion is given in Section V.

## II. CIRCUIT OPERATION

Fig. 4 shows a simplified single-ended representation of the proposed time-based DSM, which consists of a current-reuse  $G_m$  cell, 15-stage CCO, phase-extended quantizer (PEQ), and tri-level I-DAC. The  $G_m$  cell converts the input voltage signal,  $V_{IN}$ , to a current signal,  $I_{CCO}$ , which serves as the input of the CCO. The 15-stage CCO with PEQ works as an integrator and quantizer in the DSM. The output of PEQ controls the feedback tri-level I-DAC. The I-DAC is embedded into the  $G_m$  cell to maintain moderately high  $Z_{in}$ , constructing a DC-coupled structure. In the proposed work,  $F_{CCO}$  is set to be  $0.49F_S$  to provide intrinsic CLA with low ISI errors and a high loop gain, thereby achieving high SNDR only with 1<sup>st</sup>-order modulation.

### A. TIME-BASED QUANTIZER

The structure of the time-based quantizer is similar to that of the phase quantizers in [5] and [71]. The time-based quantizer is composed of dual CCOs ( $CCO_P$  and  $CCO_N$ ), DFFs, phase detector (PD), and MSB generation circuit, as shown in Fig. 5. The DFFs sample the output voltages of every stage of the dual CCOs, providing  $\Phi_P[14:0]$  and  $\Phi_N[14:0]$  to the PD and MSB-generation circuit. The sampling frequency  $F_S$  is set to 2.56 MHz. Such a not fast clock speed can be used thanks to the neural-recording application. So, even if the phase difference between the input and clock of DFF is small, output transition times of DFFs can be kept much shorter than  $1/F_S$ . Then, the XOR PD produces a thermometer code, TH[14:0], from  $\Phi_P[14:0]$  and  $\Phi_N[14:0]$ . Due to the relationship between phase and frequency, the number of ones in TH[14:0] represents the integrated magnitude difference between  $I_{CCOP}$  and  $I_{CCON}$  ( $\Delta I_{CCO} = I_{CCOP} - I_{CCON}$ ). As an example, consider a time-based quantizer using a three-stage dual CCOs. When  $\Delta I_{CCO}$  is 0, the outputs of the two CCOs become identical. For example,  $\Phi_P[2:0] = \Phi_N[2:0] = 101$ . Then, as a result, the PD generates TH[2:0] = 000. On the other hand, when  $\Delta I_{CCO} = \Delta I_{LSB}$ ,  $\Phi_P[2:0] = 101$  and  $\Phi_N[2:0] = 100$ . Then, TH[2:0] is 001. Here  $\Delta I_{LSB}$  is the minimum detectable current by this quantizer. The number of ones in TH[2:0] proportionally increases with the integrated value of  $\Delta I_{CCO}$ .

To increase the resolution of the quantizer and DSM, we employ the MSB generation circuit in [5] and [71]. The MSB generation circuit detects the lead/lag status of the phases of the dual CCOs, creating a sign bit for the tri-level I-DAC. It is implemented with simple digital logic gates and detects the transition point (TP) of one CCO and the




FIGURE 6. Model of the 1<sup>st</sup>-order DSM for analyses on the effect of the finite DC gain of the CCO-based integrator.

front edge (FE) of the TH[14:0]. The MSB is generated by conducting an AND operation between the TP and FE and summing the result with a 15-bit OR gate [71]. The detailed operation of the magnitude and MSB generation circuits is described in [5] and [71].

### B. THE EFFECTS OF FINITE GAIN OF THE CCO

Fig. 6 shows a  $z$ -domain model of the 1<sup>st</sup>-order DSM [73], and the model is presented to analyze the effect of the finite DC gain of the CCO-based integrator. The noise transfer function (NTF) of 1<sup>st</sup>-order DSM is expressed as follows:

$$NTF = 1 - pz^{-1}, \quad (1)$$

where  $p \approx K_{CCO}/(1+K_{CCO})$ . When  $K_{CCO}$  is infinite, the magnitude of NTF at DC is zero, thus attenuating the noise at DC. As  $K_{CCO}$  decreases, the gain of the NTF at DC increases. Hence, the noise at low frequencies is less attenuated compared to the ideal case. As a result, in the DSM based on the time-based quantizer, it is necessary to obtain as high  $K_{CCO}$  as possible.

To design a CCO with high  $K_{CCO}$ , we analyze the relationship between  $F_{CCO}$  and  $K_{CCO}$ . In terms of  $F_{CCO}$ ,  $K_{CCO}$  can be expressed as follows:

$$K_{CCO} = \Delta F_{CCO}/\Delta I_{CCO} \approx F_{CCO}/I_{CCO}, \quad (2)$$

where the first-order approximation is applied for simplicity. For a given  $I_{CCO}$ ,  $F_{CCO}$  should be increased as high as possible to maximize  $K_{CCO}$ .

In prior works, the effect of  $K_{CCO}$  on SNDR is not significant because of their high  $F_{CCO}$  [69], [71]. In high-speed ADCs, where  $F_S$  is several hundreds of MHz,  $F_{CCO}$  can be designed to be high enough while satisfying  $F_{CCO} \ll F_S$  [69], [71]. Here, the inequality of  $F_{CCO} \ll F_S$  is one of the requirements for effectively utilizing intrinsic CLA as DEM, which will be explained in the following subsection. In contrast, the  $F_S$  of the DSMs designed for neural-recording applications is not higher than several MHz. Hence, it is difficult to obtain high  $F_{CCO}$  while satisfying  $F_{CCO} \ll F_S$ . For example, in a recently proposed 1<sup>st</sup>-order DSM structure [5], the neural-recording IC adopts the  $F_{CCO}$  of  $0.25F_S$  to prevent a significant reduction of  $K_{CCO}$ . Thus, the recording IC cannot utilize the intrinsic CLA as DEM, degrading the overall SNDR performance. On the other hand, the  $F_{CCO}$  of the neural-recording IC in [6] is 60 kHz, which is much lower than the  $F_S$  of 1.28 MHz. Hence, this structure can utilize the intrinsic CLA as DEM. However, to mitigate




FIGURE 7. Simplified block diagram of the three-stage CCO-based quantizer (a) without and (b) with DFFs.




FIGURE 8. Output patterns of the three-stage CCO-based quantizer without DFFs (PD[2:0]) and with DFFs (TH[2:0]) over various  $F_{CCO}/F_S$  ratios of (a) 0.1, (b) 0.26, and (c) 0.49.

the performance degradation by low  $K_{CCO}$ , a 2<sup>nd</sup>-order DSM structure should be employed, resulting in additional power and area consumption.

### C. INTRINSIC CLOCKED-AVERAGING (CLA)

The outputs of the time-based quantizer in Fig. 5 have intrinsic CLA characteristics. As a result, DEM can be applied to the DSM, up-modulating unwanted tones caused by DAC mismatches without additional circuits [71]. However, since inappropriate output patterns of the DAC cannot perfectly resolve the mismatch issues and may even cause ISI errors,  $F_{CCO}/F_S$ , which dominantly decides the output patterns of DAC, should be carefully determined to maximize the SNDR.

For simplicity, Figs. 7(a) and 7(b) show CCO-based quantizers with and without DFFs, respectively, with only three stages instead of the 15 stages used in the proposed work. The structure in Fig. 7(a) is additionally shown to explain the operation of the structure in Fig. 7(b). In Fig. 7(b), the DFFs sample the outputs of the CCOs. Then, the PD receives the sampled output of each CCO and detects the phase difference between them, generating SA[2:0].

Fig. 8 shows PD[2:0] and SA[2:0] according to three different  $F_{CCO}/F_S$  ratios. Assume that the CCOs are running at the frequency of  $F_{CCO}$  with a constant  $I_{CCO}$ . When a minimum detectable current,  $\Delta I = \Delta I_{LSB}$ , is applied





FIGURE 9. Simulated SNDR performance over  $F_{CCO}/F_S$ .

to CCO<sub>P</sub>, the PD in Fig. 7(a) generates the thermometer code that represents the information of the integrated  $\Delta I_{LSB}$  by the number of ones, *i.e.*, PD[2:0] = 001. Due to the inherent CLA of the dual-CCO structure, PD[2:0] changes sequentially in the order of 001, 010, and 100, at every  $1/(6F_{CCO})$ , as shown in the left column of Fig. 8 [69], [71]. Since the same pattern of PD[2:0] is repeated at every  $1/(2F_{CCO})$ , unwanted tones generated by the DAC mismatches are up-modulated to  $2F_{CCO}$ , which is generally out of the signal band.

SA[2:0] is equivalent to the sampled value of PD[2:0] at  $1/F_S$ . Fig. 8(a) shows PD[2:0] and SA[2:0] when  $F_{CCO}/F_S = 0.1$ . Since  $F_S$  is fast enough compared to  $F_{CCO}$ , SA[2:0] is similar to the pattern of PD[2:0], providing the intrinsic CLA. On the other hand, when  $F_{CCO}/F_S = 0.26$ , the pattern of PD[2:0] is not properly sampled to SA[2:0] (Fig. 8(b)) in contrast to Fig. 8(a). In this case, SA[2:0] does not have well-known DEM patterns, so the SNDR performance of the DSM is degraded. When  $F_{CCO}/F_S = 0.49$ , the time-based quantizer provides intrinsic CLA by sampling the rotation of PD[2:0], as shown in Fig 8(c). Unwanted tones by the DAC mismatches are up-modulated to  $F_S - 2F_{CCO}$  since the change with  $2F_{CCO}$  is sampled at  $F_S$ .

### D. OPTIMAL FREE-RUNNING FREQUENCY OF THE CCO


To characterize the effects of  $F_{CCO}/F_S$  on the SNDR performance, the SNDR of the 1<sup>st</sup>-order time-based DSM over  $F_{CCO}/F_S$  is provided in Fig. 9. In these simulations,  $F_S$  and the signal bandwidth were set to 2 MHz and 10 kHz, respectively.  $K_{CCO}$  was assumed to be proportional to  $F_{CCO}$ . The mismatches among unit cells of the DAC were set to have a 1% standard variation. We assumed that the ISI errors occur at  $0 \rightarrow 1$  and  $1 \rightarrow 0$  transitions only. For the  $F_{CCO}/F_S$  range between 0.01 and 0.078 in Fig. 9, as  $F_{CCO}/F_S$  decreases, the SNDR decreases. It is because of the reduced  $K_{CCO}$ . On the contrary, for the range of  $F_{CCO}/F_S$  between 0.078 (the red dotted line) and 0.24 (the blue dotted line), as  $F_{CCO}/F_S$  increases, the SNDR decreases in spite of increased  $K_{CCO}$ . This is because the imperfect DEM patterns, which are similar to the SA pattern in Fig. 8(b), cause more ISI errors in the DAC due to large transitions in the DAC output values. As  $F_{CCO}/F_S$  increases beyond the value at the blue dotted line, the SNDR increases again thanks to reduced ISI errors and enhanced  $K_{CCO}$ . Finally,  $F_{CCO}/F_S$  of about 0.49 is the



**FIGURE 10.** Simulated DAC element-selection pattern and power spectral density of the 1<sup>st</sup>-order time-based DSM when  $F_{CCO}/F_S$  is (a) 0.01, (b) 0.3, and (c) 0.49. The integrator built with ideal CCOs was used for the simulations.

optimum point where the transition is minimized and  $K_{CCO}$  is high at the same time. As a result, the DSM achieves a high loop gain while avoiding ISI errors. At  $F_{CCO}/F_S = 0.5$ , the distortions due to the DAC mismatch are folded into the signal band. As a result, the SNDR performance is degraded.

To observe the effects of DAC mismatches and ISI errors on the output power spectral density (PSD), element-selection patterns of the DAC and output PSD for  $F_{CCO}/F_S$  of 0.01, 0.3, and 0.49 are presented in Fig. 10. To clearly observe the effects of DAC mismatches and ISI errors,  $p$  in Eq. (1) is set to 1, thereby showing ideal noise shaping for all three cases. When  $F_{CCO}/F_S = 0.01$ ,  $F_S$  is fast enough to sample the intrinsic CLA of the dual-CCOs, providing the up-conversion of the DAC mismatch errors to the multiplied frequencies of  $2F_{CCO}$ , as shown in Fig. 10(a). On the other hand, when  $F_{CCO}/F_S = 0.3$ , as shown in Fig. 10(b), the element-selection pattern of the DAC does not have effective DEM patterns. This is attributed to the misalignment between the rotating speed of the code ones ( $2F_{CCO}$ ) and the sampling rate  $F_S$ . Consequently, the third-order harmonics are not attenuated sufficiently. Furthermore, the similar patterns are repeated more often, and errors caused by DAC mismatches are less alleviated. Similar to Fig. 8(b), the unit elements of DAC frequently show large amount of transition in Fig. 10(b), *i.e.*, a 15-bit pattern change from 111111100000000 to 000000011111111. This type of abrupt change in unit elements increases the second-order distortions due to ISI errors [69], [74], [75]. As shown in Fig. 10(c), when  $F_{CCO}/F_S = 0.49$ , the rotating thermometer codes in the dual-CCOs have a well-known DEM pattern like the pattern in Fig. 10(a). As a result, the element-selection pattern provides proper intrinsic CLA to the DAC with small code transitions per  $1/F_S$ . In the PSD, the distortions due to the DAC mismatch are clearly up-converted to  $F_S - 2F_{CCO}$ , thereby improving the SNDR of the DSM. When  $F_S > 500$  kHz, the unwanted tones are up-modulated to beyond 10 kHz, which is higher than the bandwidth of neural signals.



**FIGURE 11.** Detailed block diagram of the proposed neural-recording IC.

### III. CIRCUIT IMPLEMENTATION

#### A. OVERALL NEURAL RECORDING IC

A detailed block diagram of the proposed neural-recording IC, which is based on the 1<sup>st</sup>-order DSM, is shown in Fig. 11. To extend the linear input range while keeping the DC-coupled input stage, a tri-level I-DAC is used as a tail current source and gives feedback to the input  $G_m$  cell. As shown in Fig. 11, the I-DAC is embedded in the  $G_m$  cell, while the I-DAC is not directly connected to the input to maintain its DC-coupled input. The unit current of I-DAC,  $I_U$ , is set to be  $I_{SS}/30$ , where  $I_{SS}$  is the total current flowing through the input transistors. The I-DAC divides  $I_{SS}$  into two currents,  $I_{DACP}$  and  $I_{DACN}$ . The ratio between  $I_{DACP}$  and  $I_{DACN}$  is controlled by the tri-level output codes of the quantizer. When a differential input,  $V_{IN} = V_{INP} - V_{INN}$ , is applied to the input of the recording IC, the resulting residue current,  $\Delta = -G_m V_{IN}/2 + I_U \times n$ , flows in the  $G_m$  cell, where  $n$  represents the magnitude of the 5-bit tri-level I-DAC,  $n = -15, -14, \dots, 15$ . The  $F_{CCO}$  is set to be  $0.49F_S$




FIGURE 12. Circuit diagram of the proposed  $G_m$  cell with embedded tri-level I-DAC.

for maximizing high  $K_{CCO}$  and minimizing ISI errors, and the  $F_S$  is set to be 2.56 MHz. The analog and digital supply voltages,  $V_{DDA}$  and  $V_{DDD}$ , are set to be 1 V and 0.4 V, respectively.

**B. SMALL-SIGNAL ANALYSIS OF THE PROPOSED  $G_m$  CELL**

The proposed recording IC employs a current-reuse technique with the tri-level I-DAC to improve noise efficiency and linearity. Fig. 12 shows a circuit diagram of the proposed  $G_m$  cell to present the design method and advantages.  $I_{SS}$  is one of the main parameters to determine the input voltage range and power consumption, which should be minimized as much as possible while maintaining the target input voltage range. The output currents of input transistors,  $I_{CCOP}$  and  $I_{CCON}$ , can be derived by the superposition of the currents determined by  $I_{DACP}$ ,  $I_{DACN}$ , and  $V_{INP} - V_{INN}$ . Hence,  $I_{CCOP}$  and  $I_{CCON}$  can be expressed as follows:

$$I_{CCOP} = -\frac{1}{\frac{1}{g_m} + \frac{R_{SS}}{2}} \frac{V_{INP} - V_{INN}}{2} + \alpha I_{DACP} + \beta I_{DACN}, \tag{3}$$

$$I_{CCON} = +\frac{1}{\frac{1}{g_m} + \frac{R_{SS}}{2}} \frac{V_{INP} - V_{INN}}{2} + \beta I_{DACP} + \alpha I_{DACN}, \tag{4}$$

where  $g_m$  is the transconductance of the two input transistors. Here  $\alpha$  and  $\beta$  are expressed as follows:

$$\alpha = \frac{\frac{1}{2g_m} + \frac{R_{SS}}{2}}{\frac{1}{g_m} + \frac{R_{SS}}{2}}, \quad \beta = \frac{\frac{1}{2g_m}}{\frac{1}{g_m} + \frac{R_{SS}}{2}}. \tag{5}$$

Substituting  $I_{DACP} = I_{SS}/2 + I_U \times n$  and  $I_{DACN} = I_{SS}/2 - I_U \times n$  into Eqs. (3) and (4),  $I_{CCOP}$  and  $I_{CCON}$  are described as following equations:

$$I_{CCOP} = \frac{I_{SS}}{2} - G_m \frac{V_{IN}}{2} + (\alpha - \beta) I_U n, \tag{6}$$

$$I_{CCON} = \frac{I_{SS}}{2} + G_m \frac{V_{IN}}{2} - (\alpha - \beta) I_U n, \tag{7}$$

where  $G_m = 1/(1/g_m + R_{SS}/2)$ . The differential output current of the  $G_m$  cell,  $I_{CCOP} - I_{CCON}$ , is expressed as follows:

$$I_{CCOP} - I_{CCON} = -G_m V_{IN} + 2(\alpha - \beta) I_U n. \tag{8}$$

Note that the feedback loop of the DSM forces  $I_{CCOP} - I_{CCON}$  to become 0, and  $I_U n$  is  $I_{SS}$  at the maximum




FIGURE 13. Comparison between (a) a prior gain-booster  $G_m$  cell [6] and (b) the proposed current-reuse  $G_m$  cell.




FIGURE 14. Operation of the  $G_m$  cell with the tri-level I-DAC.

target  $V_{IN}$ ,  $V_{IN,PP}$ . Since  $\alpha - \beta = (R_{SS}/2)G_m$  according to Eq. (5), the minimum required  $I_{SS}$ ,  $I_{SS,MIN}$ , can be derived as follows:

$$I_{SS,MIN} = \frac{V_{IN,PP}}{R_{SS}}. \tag{9}$$

According to Eq. (9), the minimum  $I_{SS}$  can be set to  $2 \mu A$  when  $R_{SS} = 100 \text{ k}\Omega$  and  $V_{IN,PP} = 200 \text{ mV}_{PP}$ . Considering the process variation of  $R_{SS}$  and design margin,  $I_{SS}$  is set to be  $2.4 \mu A$  in our design. Meanwhile, Eq. (9) is derived from Eq. (8) regardless of  $g_m$  value. Since  $I_{SS,MIN}$  remains constant even with small  $g_m$ , the proposed  $G_m$  cell does not require additional  $g_m$ -boosting techniques.

Fig. 13 compares the prior gain-booster  $G_m$  cell [6] and the proposed current-reuse  $G_m$  cell. In Fig. 13(a), the R-DAC connected in parallel with the degeneration resistor consumes considerable static current because it has to subtract the large current generated by the input signal,  $V_{IN,PP}/R_{SS}$ . Under the limited power constraint, the input transistor has to be biased with a small current, such as  $0.5 \mu A$ , exacerbating the linearity and noise efficiency. To solve this issue, the prior  $G_m$  cell in [6] adopts a gain-boosting amplifier at the input. However, this structure degrades the noise efficiency factor (NEF) because of the additional power consumption and the noise of the gain-boosting amplifier. On the other hand, the proposed structure, shown in Fig. 13(b), employs a current reuse technique to address the limitations of the prior  $G_m$  cell. While the R-DAC in the prior work dissipates a large current, the proposed  $G_m$  cell reuses the current from the I-DAC to bias both input transistors and the CCOs, enabling low noise and high linearity without the gain-boosting technique.

**C. OPERATION OF THE  $G_m$  CELL WITH I-DAC**

Fig. 14 shows the operation of the proposed  $G_m$  cell with the I-DAC under three different input conditions. The negative feedback loop forces  $I_{CCOP}$  and  $I_{CCON}$  to become identical.





FIGURE 15. (a) Conceptual diagram of DAC element control without tri-level encoding (top) and with tri-level encoding (bottom) (b) schematic of the tri-level I-DAC.

When  $V_{INP} - V_{INN} = 0$  mV,  $I_{DACP}$  and  $I_{DACN}$  draw the same current of  $15I_U$ . When  $V_{INP} - V_{INN} = +100$  mV,  $V_{SP}$  increases, and  $V_{SN}$  decreases to maintain the same  $g_m$  of input transistors. As a result,  $I_{CCOP}$  and  $I_{CCON}$  are still the same as  $15I_U$ . The feedback DAC prevents the reduction of  $I_{CCOP}$  by increasing  $I_{DACP}$  to  $28I_U$  and decreasing  $I_{DACN}$  to  $2I_U$ . On the other hand, when  $V_{INP} - V_{INN} = -100$  mV, the feedback loop generates  $I_{DACP} = 2I_U$  and  $I_{DACN} = 28I_U$ , ensuring a stable operation at the edge of the linear input range.

Fig. 15(a) shows a conceptual diagram of the DAC element control. It demonstrates the operation of the tri-level encoder and I-DAC, in which ‘+4I<sub>U</sub>’ is provided to the output during the first five cycles and ‘-4I<sub>U</sub>’ is provided during the last five cycles. For simplicity, TH[3:0] is assumed. Note that the SIGN bit controls the same number of unit cells with the number of TH bits for the bi-level DAC case. Here, TH bits have intrinsic CLA characteristics. However, SIGN bit does not have the CLA characteristics because the SIGN bit is just a single bit representing the lead and lag status. Therefore, the degradation caused by DAC mismatches cannot be minimized perfectly. On the other hand, the proposed neural-recording IC adopts a tri-level I-DAC with an encoder that applies the intrinsic CLA characteristic to SIGN bit. As shown in the bottom of Fig. 15(a), the SIGN and TH bits are encoded in tri-level manner (+2I<sub>U</sub>, 0, and -2I<sub>U</sub>), providing intrinsic CLA characteristics. For the tri-level encoding, the tri-level I-DAC shown in Fig. 15(b)




FIGURE 16. Layout of the proposed DC-coupled time-based neural-recording IC with optimized CCO frequency.




FIGURE 17. Power breakdown of the neural recording IC.


is implemented. The unit cell of tri-level I-DAC consists of two constant current sources,  $I_U$ , controlled by two bits. D[29:0] represents the tri-level-encoded thermometer code generated from SIGN and TH[14:0]. Then, the tri-level I-DAC steers the output current depending on D[29:0], resulting in having intrinsic CLA characteristics. Although the tri-level encoder occupies additional area, the overhead is negligible. The encoder is implemented with simple digital logic gates. Each output node of the DACs,  $V_{SP}$  and  $V_{SN}$ , is connected to the source of the input transistors, providing a feedback-controlled current to the G<sub>m</sub> cell.

## IV. SIMULATION RESULTS AND DISCUSSION


### A. POST-LAYOUT SIMULATION RESULTS

In this section, post-layout simulation results of the proposed neural-recording IC are presented. The proposed neural-recording IC is designed in a 65-nm CMOS technology, occupying an active area of 0.0364 mm<sup>2</sup> (Fig. 16). Fig. 17 shows a power breakdown of the designed recording IC. The proposed DSM consumes a low power of 5.04 μW thanks to the proposed current-reuse G<sub>m</sub> cell and the 1<sup>st</sup>-order DSM structure. The output PSD of the recording IC with 2<sup>14</sup> points and the element-selection pattern of DAC are shown in Fig. 18. The mismatches occurred during the layout process is up-modulated to about  $F_S - 2F_{CCO}$ . In Fig. 19, the SNDR is plotted as a function of the input amplitude. The proposed recording IC achieves a peak SNDR of 76.3 dB when the amplitude of the input sinusoidal signal is 200 mV<sub>PP</sub>. When the input signal is 500 μV<sub>PP</sub>, our neural-recording IC achieves SNDR of 25.9 dB. This wide DR allows the IC to record the





**FIGURE 18.** Element-selection pattern of the DAC and output spectrum of the proposed neural-recording IC. A high SNDR is achieved even with the 1<sup>st</sup>-order NTF by setting  $F_{CCO} \approx 0.49F_S$ .



**FIGURE 19.** SNDR versus the input amplitude.

weak neural signals in the presence of large stimulation artifacts. Although its quantization noise is shaped by the 1<sup>st</sup>-order characteristics, high SNDR performances are achieved thanks to the large CCO gain ( $K_{CCO} = 947 \text{ GHz/A}$ ) at  $F_{CCO} \approx 0.49F_S$ . Furthermore, the element-selection pattern of DAC shows effective DEM patterns, so the proposed IC would maintain low 2<sup>nd</sup>-order and 3<sup>rd</sup>-order harmonics. As shown in Section II-D and Fig. 10, the DAC mismatch tones caused by layout and fabrication mismatches would not degrade SNDR since it is up-modulated far from the signal bandwidth.

In such DC-coupled structures, the offsets of the  $G_m$ -cell should be minimized due to lack of the chopper stabilization technique. According to the post-layout Monte-Carlo simulation,  $3\sigma$  deviation of the input referred DC offset is about 0.66 mV, which is much less than the input linear range of 200 mV<sub>pp</sub>. Therefore, the input DC offset of  $G_m$ -cell does not have a significant effect on recording weak neural signals.

**B. PERFORMANCE SUMMARY AND DISCUSSIONS**

Table 1 shows a performance summary of the proposed neural-recording IC and state-of-the-art neural-recording ICs employing a time-based quantizer. Thanks to the optimized

**TABLE 1.** Performance summary of the proposed IC and comparison with state-of-the-art time-based DSMs for neural recording applications.

Parameter	This work <sup>a</sup>	JSSC'19 [5]	JSSC'20 [6]	ISSCC'22 [17]	CICC'24 [28]
Process (nm)	65	180	110	180	180
Area (mm <sup>2</sup> )	<b>0.036</b>	0.225	0.078	0.108	0.090
NS Order	<b>1</b>	1	2	2	2
Power ( $\mu$ W)	<b>5.0</b>	3.9	6.5	5.0	11.7 <sup>b</sup>
Peak Input (mV <sub>pp</sub> )	200	200	300	560	125
Signal Type	LFP, AP	LFP	LFP, AP	LFP, AP	LFP, AP
BW (Hz)	<b>10 k</b>	200	10 k	10 k	10 k
$F_s$ (Hz)	2.56 M	819.2 k	1.28 M	2.56 M	1.28 M
$F_{CCO}/F_s$ (Hz)	<b>0.48</b>	0.25	0.047	-	$\sim 10$
SNDR (dB)	76.3	81.3	80.4	85.1	78.6
SFDR (dB)	86.7	91.2	92.2	97.0	97.7
$Z_{in}$ Boost	<b>No</b>	No	No	Yes	Yes
$Z_{in}@DC$ ( $\Omega$ )	$\infty$	$\infty$	$\infty$	$> 421 \text{ M}$	304 M
$Z_{in}@BW$ ( $\Omega$ )	2.38 M @ 10 kHz (6.7 pF)	160 M @ 200 Hz (5.0 pF)	13.3 M @ 10 kHz (1.2 pF)	147 M @ 10 kHz (0.1 pF)	-
FOM <sup>c</sup> (dB)	169	158	172	178	166 <sup>d</sup>

<sup>a</sup>This work is based on post-layout simulation results. <sup>b</sup>Decimator power is excluded. <sup>c</sup>FOM = SNDR + 10log(BW/Power) <sup>d</sup>Averaged over 12 chips

CCO frequency ( $F_{CCO} \approx 0.49F_S$ ), the presented 1<sup>st</sup>-order DSM shows comparable SNDR and figure-of-merit performance with recently reported neural-recording ICs based on higher-order DSMs [6], [17], [28]. Moreover, the proposed DSM has the smallest area and the lowest power consumption among neural-recording ICs based on a time-based quantizer thanks to the 1<sup>st</sup>-order DSM structure, providing high scalability for multi-channel implantable neural recording devices [76].

A prior high-speed DSM in [70] also has the time-based DSM's optimum  $F_{CCO}$  of nearly half of  $F_S$  to obtain effective DEM characteristics with low ISI errors. However, the high-speed DSM uses the 2<sup>nd</sup>-order structure and inherently obtains high  $K_{CCO}$  under the  $F_s$  over 330 MHz, which is too high for neural-signal acquisition applications. In neural-recording applications, the  $F_S$  of the DSMs cannot be higher than even several MHz due to power consumption. This low  $F_S$  inevitably limits  $K_{CCO}$ . Hence, it is very important to find the optimum  $F_{CCO}$  that achieves high  $K_{CCO}$  while minimizing ISI errors. As shown in Fig. 9,  $F_{CCO} = 0.49F_S$  is the singular point that achieves high  $K_{CCO}$  and low ISI errors at the same time. As a result, the proposed recording IC can achieve much higher bandwidth compared to the recording IC in [5] based on a 1<sup>st</sup>-order and time-based DSM structure, thanks to the optimum  $F_{CCO}$ . Furthermore, the proposed IC achieves compatible performances with the recording ICs based on 2<sup>nd</sup>-order DSM structures even with a 1<sup>st</sup>-order DSM structure, thereby achieving much more reduced area.

Finally, the  $Z_{in}$  of the proposed IC is moderately high, but somewhat lower than those of other recording ICs in [5] and [6] that employ a DC-coupled structure. This is attributed to the large size of the input transistors, which are conservatively designed to minimize the flicker noise.  $Z_{in}$  of the proposed DSM at 200 Hz and 10 kHz is 119 M $\Omega$  and 2.38 M $\Omega$ , respectively, estimated by the input gate capacitance (6.7 pF). However, the proposed IC can sufficiently support the

recording of both local field potentials (LFPs) and APs through microelectrode-type probes [77], [78], which have a range of the impedance of 100 – 300 k $\Omega$  at 1 kHz. Note that  $Z_{in}$  of the proposed work is about 80 times larger [77]. In addition, the high scalability of the proposed IC with its small area allows for decent compatibility with the microelectrode-type probes, in which the number of channels can be increased up to 1024 [78].  $Z_{in}$  of the proposed work can be improved by optimizing the transistor size. As the size of the input transistors decreases,  $Z_{in}$  increases inversely, and the flicker noise grows by square root. Using this, the size of the transistor can be further adjusted to the optimum [5].

## V. CONCLUSION

A wide-DR neural-recording IC based on DC-coupled time-based 1<sup>st</sup>-order DSM, which can record small neural signals superposed onto stimulation artifacts, is presented. This work also demonstrates the relation among  $F_{CCO}/F_s$ ,  $K_{CCO}$ , ISI error, and SNDR performance of the 1<sup>st</sup>-order DSM to find optimum  $F_{CCO}/F_s$ . With the optimum  $F_{CCO} \approx 0.49F_s$ , the CCO achieves a high loop gain without an additional  $G_m$ -C integrator and offers a well-known DEM pattern with low ISI errors through inherent CLA. As a result, the proposed IC achieves a 200-mV<sub>PP</sub> linear input range and 76.3-dB SNDR at 10-kHz signal BW while consuming low power of 5.04  $\mu$ W with 1<sup>st</sup>-order DSM structure, resulting in comparable performance and smaller area than prior neural-recording ICs based on the 2<sup>nd</sup>-order DSM.

## ACKNOWLEDGMENT

The chip fabrication was supported by the IDEC, South Korea.

(Donghyun Youn and Youngin Kim contributed equally to this work.)

## REFERENCES

- [1] R. Müller, H.-P. Le, W. Li, P. Ledochowitsch, S. Gambini, T. Bjorninen, A. Koralek, J. M. Carmena, M. M. Maharbiz, E. Alon, and J. M. Rabaey, "A minimally invasive 64-channel wireless  $\mu$ ECOG implant," *IEEE J. Solid-State Circuits*, vol. 50, no. 1, pp. 344–359, Jan. 2015.
- [2] B. C. Johnson, S. Gambini, I. Izyumin, A. Moin, A. Zhou, G. Alexandrov, S. R. Santacruz, J. M. Rabaey, J. M. Carmena, and R. Müller, "An implantable 700 $\mu$ W 64-channel neuromodulation IC for simultaneous recording and stimulation with rapid artifact recovery," in *Proc. Symp. VLSI Circuits*, Jun. 2017, pp. C48–C49.
- [3] J.-S. Bang, H. Jeon, M. Je, and G.-H. Cho, "6.5 $\mu$ W 92.3DB-DR biopotential-recording front-end with 360 mV<sub>PP</sub> linear input range," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2018, pp. 239–240.
- [4] A. Nikas, S. Jambunathan, L. Klein, M. Voelker, and M. Ortmanns, "A continuous-time delta-sigma modulator using a modified instrumentation amplifier and current reuse DAC for neural recording," *IEEE J. Solid-State Circuits*, vol. 54, no. 10, pp. 2879–2891, Oct. 2019.
- [5] H. Jeon, J.-S. Bang, Y. Jung, I. Choi, and M. Je, "A high DR, DC-coupled, time-based neural-recording IC with degeneration R-DAC for bidirectional neural interface," *IEEE J. Solid-State Circuits*, vol. 54, no. 10, pp. 2658–2670, Oct. 2019.
- [6] C. Lee, T. Jeon, M. Jang, S. Park, J. Kim, J. Lim, J.-H. Ahn, Y. Huh, and Y. Chae, "A 6.5- $\mu$ W 10-kHz BW 80.4-dB SNDR  $G_m$ -C-based CT  $\Delta\Sigma$  modulator with a feedback-assisted  $G_m$  linearization for artifact-tolerant neural recording," *IEEE J. Solid-State Circuits*, vol. 55, no. 11, pp. 2889–2901, Nov. 2020.
- [7] W. Zhao, S. Li, B. Xu, X. Yang, X. Tang, L. Shen, N. Lu, D. Z. Pan, and N. Sun, "A 0.025-mm<sup>2</sup> 0.8-V 78.5-dB SNDR VCO-based sensor readout circuit in a hybrid PLL- $\Delta\Sigma$  structure," *IEEE J. Solid-State Circuits*, vol. 55, no. 3, pp. 666–679, Mar. 2020.
- [8] J. Huang and P. P. Mercier, "A 112-dB SFDR 89-dB SNDR VCO-based sensor front-end enabled by background-calibrated differential pulse code modulation," *IEEE J. Solid-State Circuits*, vol. 56, no. 4, pp. 1046–1057, Apr. 2021.
- [9] J. Huang and P. P. Mercier, "A 178.9-dB FoM 128-dB SFDR VCO-based AFE for ExG readouts with a calibration-free differential pulse code modulation technique," *IEEE J. Solid-State Circuits*, vol. 56, no. 11, pp. 3236–3246, Nov. 2021.
- [10] H. Kassiri, M. T. Salam, M. R. Pazhouhandeh, N. Soltani, J. L. P. Velazquez, P. Carlen, and R. Genov, "Rail-to-rail-input dual-radio 64-channel closed-loop neurostimulator," *IEEE J. Solid-State Circuits*, vol. 52, no. 11, pp. 2793–2810, Nov. 2017.
- [11] X. Yang, J. Xu, M. Ballini, H. Chun, M. Zhao, X. Wu, C. Van Hoof, C. Mora Lopez, and N. Van Helleputte, "A 108 dB DR  $\Delta\Sigma$ - $\Sigma$ M front-end with 720 mV<sub>PP</sub> input range and  $\pm 300$  mV offset removal for multi-parameter biopotential recording," *IEEE Trans. Biomed. Circuits Syst.*, vol. 15, no. 2, pp. 199–209, Apr. 2021.
- [12] M. R. Pazhouhandeh, H. Kassiri, A. Shoukry, I. Weisspapir, P. L. Carlen, and R. Genov, "Opamp-less sub- $\mu$ W/channel  $\Delta$ -modulated neural-ADC with super-G $\Omega$  input impedance," *IEEE J. Solid-State Circuits*, vol. 56, no. 5, pp. 1565–1575, May 2021.
- [13] S. Wang, M. Ballini, X. Yang, C. Sawigun, J.-W. Weijers, D. Biswas, N. Van Helleputte, and C. M. Lopez, "A compact chopper stabilized  $\Delta - \Delta\Sigma$  neural readout IC with input impedance boosting," *IEEE Open J. Solid-State Circuits Soc.*, vol. 1, pp. 67–78, 2021.
- [14] C. Kim, S. Joshi, H. Courellis, J. Wang, C. Miller, and G. Cauwenberghs, "Sub- $\mu$ V<sub>rms</sub>-noise sub- $\mu$ W/channel ADC-direct neural recording with 200-mV/ms transient recovery through predictive digital autoranging," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3101–3110, Nov. 2018.
- [15] M. Reza Pazhouhandeh, G. O'Leary, I. Weisspapir, D. Groppe, X.-T. Nguyen, K. Abdelhalim, H. M. Jafari, T. A. Valiante, P. Carlen, N. Verma, and R. Genov, "Adaptively clock-boosted auto-ranging responsive neurostimulator for emerging neuromodulation applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2019, pp. 374–376.
- [16] M. Reza Pazhouhandeh, M. Chang, T. A. Valiante, and R. Genov, "Track-and-zoom neural analog-to-digital converter with blind stimulation artifact rejection," *IEEE J. Solid-State Circuits*, vol. 55, no. 7, pp. 1984–1997, Jul. 2020.
- [17] S. Lee, Y. Choi, G. Kim, S. Baik, T. Seol, H. Jang, D. Lee, M. Je, J.-W. Choi, A. K. George, and J. Lee, "A 0.7 V 17fJ/step-FOM<sub>W</sub> 178.1dB-FOM<sub>SNDR</sub> 10 kHz-BW 560 mV<sub>PP</sub> true-ExG biopotential acquisition system with parasitic-insensitive 421M $\Omega$  input impedance in 0.18 $\mu$ m CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2022, pp. 336–338.
- [18] C. Lee, B. Kim, J. Kim, S. Lee, T. Jeon, W. Choi, S. Yang, J.-H. Ahn, J. Bae, and Y. Chae, "A miniaturized wireless neural implant with body-coupled data transmission and power delivery for freely behaving animals," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 65, Feb. 2022, pp. 1–3.
- [19] K. Jeong, Y. Jung, G. Yun, D. Youn, Y. Jo, H. J. Lee, S. Ha, and M. Je, "A PVT-robust AFE-embedded error-feedback noise-shaping SAR ADC with chopper-based passive high-pass IIR filtering for direct neural recording," *IEEE Trans. Biomed. Circuits Syst.*, vol. 16, no. 4, pp. 679–691, Aug. 2022.
- [20] K. Jeong, S. Ha, and M. Je, "A 15.4-ENOB, fourth-order truncation-error-shaping NS-SAR-nested  $\Delta\Sigma$  modulator with boosted input impedance and range for biosignal acquisition," *IEEE J. Solid-State Circuits*, vol. 59, no. 2, pp. 528–539, Feb. 2024.
- [21] Y. Li, W. Zhi, Y. Li, J. Zhou, Z. Hong, and J. Xu, "A 15.5-ENOB 335 mV<sub>PP</sub>-linear-input-range 4.7-G $\Omega$ -input-impedance CT- $\Delta\Sigma$  analog front-end with embedded low-frequency chopping," *IEEE Solid-State Circuits Lett.*, vol. 6, pp. 265–268, 2023.
- [22] X. Yang, M. Ballini, C. Sawigun, W.-Y. Hsu, J.-W. Weijers, J. Putzeys, and C. M. Lopez, "An AC-coupled 1st-order  $\Delta - \Delta\Sigma$  readout IC for area-efficient neural signal acquisition," *IEEE J. Solid-State Circuits*, vol. 58, no. 4, pp. 949–960, Apr. 2023.

- [23] G. Kim, S. Lee, T. Seol, S. Baik, Y. Shin, G. Kim, J.-H. Yoon, A. K. George, and J. Lee, "A 1 V-supply 1.85V<sub>pp</sub>-input-range 1 kHz-BW 181.9dB-FOM<sub>DR</sub>179.4dB-FOM<sub>SNDP</sub> 2nd-order noise-shaping SAR-ADC with enhanced input impedance in 0.18 $\mu$ m CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2023, pp. 484–486.
- [24] X. Huang, H. Londoño-Ramírez, M. Ballini, C. Van Hoof, J. Genoe, S. Haesler, G. Gielen, N. V. Helleputte, and C. M. Lopez, "Actively multiplexed  $\mu$ ECOG brain implant system with incremental- $\Delta\Sigma$  ADCs employing bulk-DACs," *IEEE J. Solid-State Circuits*, vol. 57, no. 11, pp. 3312–3323, Nov. 2022.
- [25] C. Pochet and D. A. Hall, "A pseudo-virtual ground feedforwarding technique enabling linearization and higher order noise shaping in VCO-based  $\Delta\Sigma$  modulators," *IEEE J. Solid-State Circuits*, vol. 57, no. 12, pp. 3746–3756, Dec. 2022.
- [26] T. Moeinfard, G. Zoidl, and H. Kassiri, "A SAR-assisted DC-coupled chopper-stabilized 20 $\mu$ s-artifact-recovery  $\Delta\Sigma$  ADC for simultaneous neural recording and stimulation," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2022, pp. 1–2.
- [27] M. Sporer, I.-G. Vasilas, A. Adžemović, N. Graber, S. Reich, C. Gueli, M. Eickenscheidt, I. Diester, T. Stieglitz, and M. Ortmanns, "NeuroBus-architecture for an ultra-flexible neural interface," *IEEE Trans. Biomed. Circuits Syst.*, vol. 18, no. 2, pp. 247–262, Apr. 2024.
- [28] A. Jain, E. Fogleman, P. Botros, R. Vatsyayan, C. Pochet, A. Bourhis, Z. Liu, S. Chethan, H.-P. Le, I. Galton, S. Dayeh, and D. A. Hall, "A 2.5–20kSps in-pixel direct digitization front-end for ECOG with in-stimulation recording," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2024, pp. 1–2.
- [29] Y. Jung, S.-J. Kweon, T. Lee, K. Jeong, S. Ha, and M. Je, "Dynamic-range-enhancement techniques for artifact-tolerant biopotential-acquisition ICs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 7, pp. 3090–3095, Jul. 2022.
- [30] F. J. Santos, R. M. Costa, and F. Tecuapetla, "Stimulation on demand: Closing the loop on deep brain stimulation," *Neuron*, vol. 72, no. 2, pp. 197–198, Oct. 2011.
- [31] A. Berényi, M. Belluscio, D. Mao, and G. Buzsáki, "Closed-loop control of epilepsy by transcranial electrical stimulation," *Science*, vol. 337, no. 6095, pp. 735–737, Aug. 2012.
- [32] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 958–965, Jun. 2003.
- [33] M. Sung Chae, W. Liu, and M. Sivaprakasam, "Design optimization for integrated neural recording systems," *IEEE J. Solid-State Circuits*, vol. 43, no. 9, pp. 1931–1939, Sep. 2008.
- [34] F. Shahrokhii, K. Abdelhalim, D. Serletis, P. L. Carlen, and R. Genov, "The 128-channel fully differential digital integrated neural recording and stimulation interface," *IEEE Trans. Biomed. Circuits Syst.*, vol. 4, no. 3, pp. 149–161, Jun. 2010.
- [35] R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," *IEEE J. Solid-State Circuits*, vol. 42, no. 1, pp. 123–133, Jan. 2007.
- [36] X. Zou, X. Xu, L. Yao, and Y. Lian, "A 1-V 450-nW fully integrated programmable biomedical sensor interface chip," *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1067–1077, Apr. 2009.
- [37] C. M. Lopez, A. Andrei, S. Mitra, M. Welkenhuysen, W. Eberle, C. Bartic, R. Puers, R. F. Yazicioglu, and G. G. E. Gielen, "An implantable 455-active-electrode 52-channel CMOS neural probe," *IEEE J. Solid-State Circuits*, vol. 49, no. 1, pp. 248–261, Jan. 2014.
- [38] D. Han, Y. Zheng, R. Rajkumar, G. S. Dawe, and M. Je, "A 0.45 V 100-channel neural-recording IC with sub- $\mu$ W/channel consumption in 0.18  $\mu$ m CMOS," *IEEE Trans. Biomed. Circuits Syst.*, vol. 7, no. 6, pp. 735–746, Dec. 2013.
- [39] X. Zou, L. Liu, J. H. Cheong, L. Yao, P. Li, M.-Y. Cheng, W. L. Goh, R. Rajkumar, G. S. Dawe, K.-W. Cheng, and M. Je, "A 100-channel 1-mW implantable neural recording IC," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 10, pp. 2584–2596, Oct. 2013.
- [40] H. Ando, K. Takizawa, T. Yoshida, K. Matsushita, M. Hirata, and T. Suzuki, "Wireless multichannel neural recording with a 128-Mbps UWB transmitter for an implantable brain-machine interfaces," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 6, pp. 1068–1078, Dec. 2016.
- [41] T. Lee, J.-H. Park, J.-H. Cha, N. Chou, D. Jang, J.-H. Kim, I.-J. Cho, S.-J. Kim, and M. Je, "A multimodal multichannel neural activity readout IC with 0.7 $\mu$ W/channel Ca<sup>2+</sup>-probe-based fluorescence recording and electrical recording," in *Proc. Symp. VLSI Circuits*, Jun. 2019, pp. C290–C291.
- [42] T. Zhang, Y. Li, C. Su, X. Zhang, and Y. Yang, "A 1 V 3.5  $\mu$ W bio-AFE with chopper-capacitor-chopper integrator-based DSL and low power GM-C filter," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 1, pp. 5–9, Jan. 2022.
- [43] J. Xu, R. F. Yazicioglu, B. Grundlehner, P. Harpe, K. A. A. Makinwa, and C. Van Hoof, "A 160  $\mu$ W 8-channel active electrode system for EEG monitoring," *IEEE Trans. Biomed. Circuits Syst.*, vol. 5, no. 6, pp. 555–567, Dec. 2011.
- [44] J. Yoo, L. Yan, D. El-Damak, M. A. B. Altaf, A. H. Shoeb, and A. P. Chandrakasan, "An 8-channel scalable EEG acquisition SoC with patient-specific seizure classification and recording processor," *IEEE J. Solid-State Circuits*, vol. 48, no. 1, pp. 214–228, Jan. 2013.
- [45] M. A. B. Altaf, C. Zhang, and J. Yoo, "A 16-channel patient-specific seizure onset and termination detection SoC with impedance-adaptive transcranial electrical stimulator," *IEEE J. Solid-State Circuits*, vol. 50, no. 11, pp. 2728–2740, Nov. 2015.
- [46] R. F. Yazicioglu, P. Merken, R. Puers, and C. Van Hoof, "A 60  $\mu$ W 60 nV/ $\sqrt{\text{Hz}}$  readout front-end for portable biopotential acquisition systems," *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 1100–1110, May 2007.
- [47] N. Van Helleputte, S. Kim, H. Kim, J. P. Kim, C. Van Hoof, and R. F. Yazicioglu, "A 160  $\mu$ A biopotential acquisition IC with fully integrated IA and motion artifact suppression," *IEEE Trans. Biomed. Circuits Syst.*, vol. 6, no. 6, pp. 552–561, Dec. 2012.
- [48] R. F. Yazicioglu, P. Merken, R. Puers, and C. Van Hoof, "A 200  $\mu$ W eight-channel EEG acquisition ASIC for ambulatory EEG systems," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 3025–3038, Dec. 2008.
- [49] L. Yan, J. Pettine, S. Mitra, S. Kim, D.-W. Jee, H. Kim, M. Osawa, Y. Harada, K. Tamiya, C. Van Hoof, and R. F. Yazicioglu, "A 13  $\mu$ A analog signal processing IC for accurate recognition of multiple intra-cardiac signals," *IEEE Trans. Biomed. Circuits Syst.*, vol. 7, no. 6, pp. 785–795, Dec. 2013.
- [50] N. Van Helleputte, M. Konijnenburg, J. Pettine, D.-W. Jee, H. Kim, A. Morgado, R. Van Wegberg, T. Torfs, R. Mohan, A. Breeschoten, H. de Groot, C. Van Hoof, and R. F. Yazicioglu, "A 345  $\mu$ W multi-sensor biomedical SoC with bio-impedance, 3-channel ECG, motion artifact reduction, and integrated DSP," *IEEE J. Solid-State Circuits*, vol. 50, no. 1, pp. 230–244, Jan. 2015.
- [51] J. Xu, B. Büsze, C. Van Hoof, K. A. A. Makinwa, and R. F. Yazicioglu, "A 15-channel digital active electrode system for multi-parameter biopotential measurement," *IEEE J. Solid-State Circuits*, vol. 50, no. 9, pp. 2090–2100, Sep. 2015.
- [52] H. Chandrakumar and D. Markovic, "An 80-mV<sub>pp</sub> linear-input range, 1.6-G $\Omega$  input impedance, low-power chopper amplifier for closed-loop neural recording that is tolerant to 650-mV<sub>pp</sub> common-mode interference," *IEEE J. Solid-State Circuits*, vol. 52, no. 11, pp. 2811–2828, Nov. 2017.
- [53] H. Chandrakumar and D. Markovic, "A 15.2-ENOB 5-kHz BW 4.5- $\mu$ W chopped CT  $\Delta\Sigma$ -ADC for artifact-tolerant neural recording front ends," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3470–3483, Dec. 2018.
- [54] Y. Jung, S.-J. Kweon, H. Jeon, I. Choi, J. Koo, M. K. Kim, H. J. Lee, S. Ha, and M. Je, "A wide-dynamic-range neural-recording IC with automatic-gain-controlled AFE and CT dynamic-zoom  $\Delta\Sigma$  ADC for saturation-free closed-loop neural interfaces," *IEEE J. Solid-State Circuits*, vol. 57, no. 10, pp. 3071–3082, Oct. 2022.
- [55] R. Müller, S. Gambini, and J. M. Rabaey, "A 0.013mm<sup>2</sup>, 5 $\mu$ W, DC-coupled neural signal acquisition IC with 0.5 V supply," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 232–243, Jan. 2012.
- [56] H. Kassiri, A. Bagheri, N. Soltani, K. Abdelhalim, H. M. Jafari, M. T. Salam, J. L. Perez Velazquez, and R. Genov, "Battery-less tri-band-radio neuro-monitor and responsive neurostimulator for diagnostics and treatment of neurological disorders," *IEEE J. Solid-State Circuits*, vol. 51, no. 5, pp. 1274–1289, May 2016.
- [57] D.-Y. Yoon, S. Pinto, S. Chung, P. Merolla, T.-W. Koh, and D. Seo, "A 1024-channel simultaneous recording neural SoC with stimulation and real-time spike detection," in *Proc. Symp. VLSI Circuits*, Jun. 2021, pp. 1–2.

- [58] N. S. K. Fathy, J. Huang, and P. P. Mercier, "A digitally assisted multiplexed neural recording system with dynamic electrode offset cancellation via an LMS interference-canceling filter," *IEEE J. Solid-State Circuits*, vol. 57, no. 3, pp. 953–964, Mar. 2022.
- [59] U. Shin, C. Ding, B. Zhu, Y. Vyza, A. Trouillet, E. C. M. Revol, S. P. Lacour, and M. Shoaran, "NeuralTree: A 256-channel 0.227- $\mu$ J/class versatile neural activity classification and closed-loop neuromodulation SoC," *IEEE J. Solid-State Circuits*, vol. 57, no. 11, pp. 3243–3257, Nov. 2022.
- [60] T. Lee, J.-H. Park, N. Chou, I.-J. Cho, S.-J. Kim, and M. Je, "A multimodal neural activity readout integrated circuit for recording fluorescence and electrical signals," *IEEE Access*, vol. 9, pp. 118610–118623, 2021.
- [61] T. Lee, M. K. Kim, H. J. Lee, and M. Je, "A multimodal neural-recording IC with reconfigurable analog front-ends for improved availability and usability for recording channels," *IEEE Trans. Biomed. Circuits Syst.*, vol. 16, no. 2, pp. 185–199, Apr. 2022.
- [62] C. M. Lopez, J. Putzeys, B. C. Raducanu, M. Ballini, S. Wang, A. Andrei, V. Rochus, R. Vandebruiel, S. Severi, C. Van Hoof, S. Musa, N. Van Helleputte, R. F. Yazicioglu, and S. Mitra, "A neural probe with up to 966 electrodes and up to 384 configurable channels in 0.13  $\mu$ m SOI CMOS," *IEEE Trans. Biomed. Circuits Syst.*, vol. 11, no. 3, pp. 510–522, Jun. 2017.
- [63] C.-W. Huang, C.-K. Lai, C.-C. Hung, C.-Y. Wu, and M.-D. Ker, "A CMOS synchronized sample-and-hold artifact blanking analog front-end local field potential acquisition unit with  $\pm$  3.6-V stimulation artifact tolerance and monopolar electrode-tissue impedance measurement circuit for closed-loop deep brain stimulation SoCs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 70, no. 6, pp. 2257–2270, Jun. 2023.
- [64] Z. Qiu, A. T. Nguyen, K. Su, Z. Yang, and J. Xu, "A high precision, wide dynamic range closed-loop neuromodulation IC with rapid stimulation artifact recovery," *IEEE Trans. Biomed. Circuits Syst.*, vol. 18, no. 2, pp. 274–287, Apr. 2024.
- [65] S. B. Lee, H.-M. Lee, M. Kiani, U.-M. Jow, and M. Ghovanloo, "An inductively powered scalable 32-channel wireless neural recording system-on-a-chip for neuroscience applications," *IEEE Trans. Biomed. Circuits Syst.*, vol. 4, no. 6, pp. 360–371, Dec. 2010.
- [66] B. Lee, M. K. Koripalli, Y. Jia, J. Acosta, M. S. E. Sendi, Y. Choi, and M. Ghovanloo, "An implantable peripheral nerve recording and stimulation system for experiments on freely moving animal subjects," *Sci. Rep.*, vol. 8, no. 1, p. 6115, Apr. 2018.
- [67] B. Lee, Y. Jia, S. A. Mirbozorgi, M. Connolly, X. Tong, Z. Zeng, B. Mahmoudi, and M. Ghovanloo, "An inductively-powered wireless neural recording and stimulation system for freely-behaving animals," *IEEE Trans. Biomed. Circuits Syst.*, vol. 13, no. 2, pp. 413–424, Apr. 2019.
- [68] Y. Jia, U. Guler, Y.-P. Lai, Y. Gong, A. Weber, W. Li, and M. Ghovanloo, "A trimodal wireless implantable neural interface system-on-chip," *IEEE Trans. Biomed. Circuits Syst.*, vol. 14, no. 6, pp. 1207–1217, Dec. 2020.
- [69] K. Lee, Y. Yoon, and N. Sun, "A scaling-friendly low-power small-area  $\Delta\Sigma$  ADC with VCO-based integrator and intrinsic mismatch shaping capability," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 5, no. 4, pp. 561–573, Dec. 2015.
- [70] S. Li, D. Z. Pan, and N. Sun, "An OTA-less second-order VCO-based CT  $\Delta\Sigma$  modulator using an inherent passive integrator and capacitive feedback," *IEEE J. Solid-State Circuits*, vol. 55, no. 5, pp. 1337–1350, May 2020.
- [71] S. Li, A. Mukherjee, and N. Sun, "A 174.3-dB FoM VCO-based CT  $\Delta\Sigma$  modulator with a fully-digital phase extended quantizer and tri-level resistor DAC in 130-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 7, pp. 1940–1952, Jul. 2017.
- [72] S. Li, A. Sanyal, K. Lee, Y. Yoon, X. Tang, Y. Zhong, K. Ragab, and N. Sun, "Advances in voltage-controlled-oscillator-based  $\Delta\Sigma$  ADCs," *IEICE Trans. Elect.*, vol. E102.C, no. 7, pp. 509–519, Jul. 2019.
- [73] S. Pavan, R. Schreier, and G. C. Temes, *Understanding Delta-Sigma Data Converters*, 2nd ed., Hoboken, NJ, USA: Wiley, 2017.
- [74] M. Clara, A. Wiesbauer, and W. Klatzer, "Nonlinear distortion in current-steering D/A-converters due to asymmetrical switching errors," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 1, May 2004, p. 1.
- [75] M. Andersson, M. Anderson, P. Andreani, and L. Sundström, "Impact of MOS threshold-voltage mismatch in current-steering DACs for CT  $\Sigma\Delta$  modulators," in *Proc. IEEE Int. Symp. Circuits Syst.*, Jun. 2010, pp. 4021–4024.
- [76] M. K. Kim, H. Jeon, H. J. Lee, and M. Je, "Plugging electronics into minds: Recent trends and advances in neural interface microsystems," *IEEE Solid State Circuits Mag.*, vol. 11, no. 4, pp. 29–42, Fall. 2019.

- [77] R. A. Normann, E. M. Maynard, P. J. Rousche, and D. J. Warren, "A neural interface for a cortical vision prosthesis," *Vis. Res.*, vol. 39, no. 15, pp. 2577–2587, Jul. 1999.
- [78] *Utah Array Features Specifications*. Accessed: Jan. 10, 2024. [Online]. Available: <https://blackrockneurotech.com/products/utah-array/>



**DONGHYUN YOUN** (Graduate Student Member, IEEE) received the B.S. degree in electronic engineering from Hanyang University, Seoul, South Korea, in 2019, and the M.S. degree in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2021, where he is currently pursuing the Ph.D. degree in electrical engineering. His research interests include transceivers for implantable systems and mixed-signal circuit design for sensor interface IC.



**YOUNGIN KIM** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from Korea University, Seoul, South Korea, in 2017, and the M.S. degree in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2019. He is currently pursuing the Ph.D. degree with the Department of Information Technology and Electrical Engineering (D-ITET), Swiss Federal Institute of Technology Zürich (ETH Zürich), Zürich, Switzerland. His research interests include integrated circuits and silicon photonics.



**INJUN CHOI** received the B.S. and M.S. degrees in electronics engineering from Chungnam National University, Daejeon, South Korea, and the Ph.D. degree from Korea Advanced Institute of Science and Technology, Daejeon, in 2023. His research interests include circuit designs, memory, and in-memory computation for machine learning.



**YOONTAE JUNG** (Graduate Student Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2017, 2019, and 2024, respectively. He is currently a Postdoctoral Researcher with the IMPACT Laboratory, KAIST. His current research interests include low-power sensor interface circuits, biomedical circuits, capacitance-to-digital converters, mixed-signal circuits, and data converters. He was a recipient of the Solid-State Circuits Society (SSCS) Pre-Doctoral Achievement Award, from 2023 to 2024. He served as a Reviewer for *IEEE JOURNAL OF SOLID-STATE CIRCUITS*, *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS*, *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS*, and *IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS*.



**HYUNTAK JEON** received the B.S. degree in electronic and electrical engineering from Hongik University, Seoul, South Korea, in 2015, and the M.S. and Ph.D. degrees in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2017 and 2021, respectively. He was a Senior Researcher with the Agency for Defense Development (ADD), Daejeon, from 2021 to 2022. He was an Assistant Professor with the School

of Electrical and Electronic Engineering, Chungbuk National University (CBNU), Cheongju, South Korea, from 2022 to 2023. He is currently an Assistant Professor with the School of Semiconductor Engineering, CBNU. His research interests include mixed-signal circuit design for sensor interface IC and electrical system design for guided ballistic missile systems.



**KYUNGTAE LEE** received the B.S. degree in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2011, the M.S. degree from The University of Texas at Austin, Austin, TX, USA, in 2013, and the Ph.D. degree in electrical engineering from the University of California at Berkeley, Berkeley, CA, USA, with a focus on application-specific integrated circuit (ASIC) design for implantable biosensors, especially for


cancer radiotherapy. He was a Postdoctoral Researcher with the Department of Radiation Oncology, University of California San Francisco. He is currently an Assistant Professor with the Department of Electrical Engineering and Computer Science, Daegu Gyeongbuk Institute of Science and Technology, with a focus on designing low-power sensor systems.



**SOON-JAE KWEON** (Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2010 and 2018, respectively.

He was a Postdoctoral Researcher with the Information Engineering and Electronics Research Institute, KAIST, from 2018 to 2020. After finishing the first postdoctoral research, he was with New York University Abu Dhabi, Abu Dhabi,

United Arab Emirates, as a Postdoctoral Associate. Since 2023, he has been an Assistant Professor with the School of Information, Communications and Electronics Engineering, The Catholic University of Korea, South Korea. His research interests include designing low-power sensor interface ICs, wireless communication ICs, and data converters for miniature biomedical devices and wireless sensor nodes.



**SOHYUNG HA** (Senior Member, IEEE) received the B.S. (summa cum laude) and M.S. degrees in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2004 and 2006, respectively, and the M.S. and Ph.D. degrees in bioengineering from the Department of Bioengineering, University of California, San Diego, La Jolla, CA, USA, in 2015 and 2016, respectively.

From 2006 to 2010, he was with Samsung Electronics, as a Mixed-Signal Circuit Designer of commercial multimedia devices. After this extended career in industry, he returned to academia, as a Fulbright Scholar with the Department of Bioengineering, University of California, San Diego. Since 2016, he has been an Assistant Professor at New York University Abu Dhabi, Abu Dhabi, United Arab Emirates, and a Global Network Assistant Professor at New York University, New York, NY, USA. He is a member of the Analog Signal Processing Technical Committee (ASP TC), the Biomedical and Life Science Circuits and Systems Technical Committee (BioCAS TC) of the IEEE Circuits and Systems Society (CASS), and the International Technical Program Committee (ITPC) of the International Solid-State Circuits Conference (ISSCC). He received a Fulbright Fellowship, in 2010, and the Engelson Best Ph.D. Thesis Award for Biomedical Engineering from the Department of Bioengineering, University of California, San Diego, in 2016. He served as an Associate Editor for *Smart Health* (Elsevier), from 2016 to 2021. He currently serves as an Associate Editor for IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, and *Frontiers in Electronics*.



**MINKYU JE** (Senior Member, IEEE) received the M.S. and Ph.D. degrees in electrical engineering and computer science from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 1998 and 2003, respectively.

In 2003, he joined Samsung Electronics, Gihung, South Korea, as a Senior Engineer, where he worked on multimode multi-band RF transceiver SoCs for GSM/GPRS/EDGE/WCDMA standards.

From 2006 to 2013, he was with the Institute of Microelectronics (IME), Agency for Science, Technology, and Research (A\*STAR), Singapore. He worked as a Senior Research Engineer, from 2006 to 2007; a member of Technical Staff, from 2008 to 2011; a Senior Scientist, in 2012; and the Deputy Director, in 2013. From 2011 to 2013, he led the Integrated Circuits and Systems Laboratory at IME as the Department Head. In IME, he led various projects developing low-power 3D accelerometer ASICs for high-end medical motion sensing applications, readout ASICs for nanowire biosensor arrays detecting DNA/RNA and protein biomarkers for point-of-care diagnostics, ultra-low-power sensor node SoCs for continuous real-time wireless health monitoring, and wireless implantable sensor ASICs for medical devices, as well as low-power radio SoCs and MEMS interface/control SoCs for consumer electronics and industrial applications. He was the Program Director of the NeuroDevices Program under the A\*STAR Science and Engineering Research Council (SERC), from 2011 to 2013, and an Adjunct Assistant Professor with the Department of Electrical and Computer Engineering, National University of Singapore (NUS), Singapore, from 2010 to 2013. He was an Associate Professor with the Department of Information and Communication Engineering, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu, South Korea, from 2014 to 2015. Since 2016, he has been an Associate Professor with the School of Electrical Engineering at KAIST. He is an editor of one book and an author of six book chapters and has more than 360 peer-reviewed international conference and journal publications in the areas of sensor interface integrated circuit (IC), wireless IC, biomedical microsystem, 3D IC, device modeling, and nanoelectronics. He also has more than 70 patents issued or filed. His main research areas are advanced IC platform development, including smart sensor interface ICs, ultra-low-power wireless communication ICs, high-efficiency energy supply and management ICs, ultra-low-power timing ICs, resource-constrained computing ICs, and microsystem integration leveraging the advanced IC platform for emerging applications, such as intelligent miniature biomedical devices, ubiquitous wireless sensor nodes, and future mobile devices.

Dr. Je has served on the Technical Program Committee and the Organizing Committee for various international conferences, symposiums, and workshops, including IEEE International Solid-State Circuits Conference (ISSCC), IEEE Asian Solid-State Circuits Conference (A-SSCC), and IEEE Symposium on VLSI Circuits (SOVC). He has been a Distinguished Lecturer of the IEEE Circuits and Systems Society, from 2020 to 2022.

...