**IEEE** Access

Received 4 May 2024, accepted 6 June 2024, date of publication 11 June 2024, date of current version 19 June 2024.

*Digital Object Identifier 10.1109/ACCESS.2024.3412159*



# Data Path Nonlinearity Estimation for 200 Gbps PAM4 Serdes Receivers

ARCH[I](https://orcid.org/0000-0001-6891-5803)T JOSHI<sup>®</sup>

Intel Corporation, Bengaluru 560103, India e-mail: architjoshi1@gmail.com

**ABSTRACT** This paper presents a method to estimate the nonlinearity of the analog data path of Serdes receiver, in real time operation. The estimated nonlinearity can be used to adapt various receiver parameters to improve performance. The proposed method is demonstrated for a 200 Gbps ADC-Based receiver, in which, nonlinearity estimate is used to set Analog Front End (AFE) swing optimally, resulting in improved eye opening. The proposed method is also used to adapt decompressive characteristic optimally.

**INDEX TERMS** Serdes, nonlinearity, continuous time linear equalizer, variable gain amplifier, decision feedback equalization, feed forward equalization.

## **I. INTRODUCTION**

As high-speed wireline serial link data rate keeps going up, the need for higher equalization in the Serdes receivers keep increasing. It is very common to have 3-4 analog equalization stages of Continuous Time Linear Equalizer (CTLE) and Variable Gain Amplifier (VGA) in receiver's Analog Front End (AFE). After VGA the data passes through analog summer, voltage buffer, track and hold sampling switches etc., depending on the receiver's architecture  $[1]$ ,  $[2]$ . As each analog stage has its own contribution to the total nonlinearity of the data path, the impact of nonlinearity is gaining significance. Technology scaling and heat dissipation demands lowering the power supply. This reduces the headroom available for analog circuits and increases the nonlinearity further. Nonlinearity degrades eye opening, Bit Error Rate (BER) and overall system performance [\[3\]. Eq](#page-5-1)ualization techniques like Decision Feedback Equalization (DFE) and Feed forward Equalization (FFE) can correct the linear Inter-Symbol Interference (ISI). Nonlinearity cannot be corrected by traditional DFE and FFE.

Traditionally, to deal with nonlinearity, analog circuits are designed considering worst-case nonlinearity scenario (across corners, channel losses etc.), leading to overdesign for most of the operating conditions. In  $[4]$  the DFE tap weights change with bit patterns which would have large

The associate editor coordinating the review of this manuscript and approving it for publication was Tae Wook Kim<sup>10</sup>[.](https://orcid.org/0000-0002-9383-1860)

<span id="page-0-5"></span><span id="page-0-4"></span><span id="page-0-3"></span>power penalty, and the proposal is limited only to Simulink model. Significant computation overhead is present in [5] [and](#page-5-3) [6] [and](#page-5-4) have not been proven for high-speed links at hundreds of Gbps data rates. A method to model the nonlinearity is presented in [\[7\]. A](#page-5-5)nalysis of distortion of histogram due to nonlinearity is presented in [2] [but](#page-5-0) doesn't propose a solution to estimate the nonlinearity using the distortion. Determining the nonlinearity with histogram distortion is likely to be very inaccurate.

<span id="page-0-0"></span>A method to estimate the nonlinearity during real time operation is presented in this work. Using this estimate, the analog circuits can be adapted, optimally across operating conditions. The proposed algorithm is implemented for a receiver whose architecture is adopted from a 224 Gbps ADC based Serdes [\[1\].](#page-4-0)

# <span id="page-0-1"></span>**II. NONLINEARITY OF DATA PATH**

<span id="page-0-6"></span>Consider the block diagram of a typical Serdes receiver (Fig.  $1(a)$  and  $(b)$ ) where multiple gain stages of CTLE and VGA perform equalization. The output of the VGA goes to summer and sampler for traditional receivers (Fig.  $1(a)$ ) [\[8\]](#page-5-6) or to track-and-hold sampling switches (SW), ADC and digital FFE/DFE for ADC based receivers (Fig. [1\(b\)\)](#page-1-0) [\[1\].](#page-4-0)

<span id="page-0-2"></span>Nonlinearity of the analog data path arises due to multiple reasons. Degradation of saturation margin of differential pair or tail device, cause gm and bias current to vary with signal voltage, causing nonlinearity. Capacitance of 'drain' node of the tail device gives frequency dependence to bias current

<span id="page-1-0"></span>

FIGURE 1. (a) Traditional, (b) ADC based receiver architectures, (c) VGA [\[1\], \(d](#page-4-0)) CTLE [\[1\].](#page-4-0)

variation, making nonlinearity frequency dependent. The ON resistance of the sampling switches (SW) [1] [var](#page-4-0)y with the signal voltage leading to nonlinearity.

Consider the example of a high loss link with say, 35dB channel loss at Nyquist frequency. The AFE boost will be targeted around 20-22 dB [\[1\],](#page-4-0) [9] [an](#page-5-7)d rest of the equalization will be done by DFE/FFE. When the signal passes through the analog stages, it has much more low frequency content compared to that around Nyquist, the low frequency nonlinearity dominates even though the circuits themselves may be more nonlinear at higher frequencies.

The focus of this work is high channel loss links, and its nonlinearity analysis as high loss links are the main performance bottleneck compared to low loss links.

# **III. ESTIMATION OF NONLINEARITY**

Consider input to AFE stage  $x_n$  with output  $y_n$ . The nonlinearity (NL) is modelled as being present at the AFE output (Fig.  $2(a)$ ). To make hand analysis feasible, consider the AFE output having only two dominant ISI terms. Since the continuous time output finally gets sampled, the linear AFE output is written as

$$
\acute{y}_n = g_0 a_n + g_1 a_{n-1} + g_2 a_{n-2},\tag{1}
$$

where  $g_0$ ,  $g_1 \& g_2$  are cursor, 1<sup>st</sup> & 2<sup>nd</sup> post ISI coefficients. For a third order compressive nonlinearity with coefficient  $\beta$ , the output can be written as  $y_n = \hat{y}_n - \beta \hat{y}_n^3$ . Using [\(1\),](#page-1-2) we get

$$
y_n = g_0 a_n + g_1 a_{n-1} + g_2 a_{n-2}
$$
  
-  $\beta \{g_0 a_n + g_1 a_{n-1} + g_2 a_{n-2}\}^3$ . (2)

For PAM4 encoded data,  $a_n \in \pm 3A, \pm A$ , where *A* is the bit amplitude. Let  $\alpha_1, \alpha_2$  be the DFE coefficients from LMS (Least Mean Square) adaptation. The equalized data at the input to the data sampler (Fig.  $2(a)$ ) is given by

$$
z_n = g_0 a_n + (g_1 - \alpha_1) a_{n-1} + (g_2 - \alpha_2) a_{n-2}
$$
  
-  $\beta \{g_0 a_n + g_1 a_{n-1} + g_2 a_{n-2}\}^3$ . (3)

PAM4 eye diagram at the data sampler input is shown in Fig.  $2(b)$  with different levels;  $H_3$  and  $H_1$  for upper side and  $L_3$  and  $L_1$  for lower side. For linear case ( $\beta = 0$ ) the average value for level  $H_3$  can be found using  $(3)$ as  $E\{z_n | a_n = 3A\} = 3Ag_0$  assuming uncorrelated and

<span id="page-1-6"></span><span id="page-1-1"></span>

**FIGURE 2.** (a) Data path, (b) PAM4 eye at data sampler input.

<span id="page-1-7"></span>equiprobable data bits. Here *E*{|} is the conditional expectation operator using notation from  $[10]$ . Similarly,  $H_1$  is obtained as  $E\{z_n | a_n = A\} = Ag_0$ .

For nonlinear case ( $\beta \neq 0$ ),  $E\{z_n | a_n = 3A\}$  is evaluated after solving for  $(3)$  as

<span id="page-1-4"></span><span id="page-1-2"></span>
$$
E\left\{z_n \mid a_n = 3A\right\} = 3Ag_0 - 3\beta A^3 g_0 \left(9g_0^2 + 15g_1^2 + 15g_2^2\right)
$$
  

$$
E\left\{z_n \mid a_n = A\right\} = Ag_0 - \beta A^3 g_0 \left(g_0^2 + 15g_1^2 + 15g_2^2\right).
$$
  
(4)

<span id="page-1-5"></span>The subtractive terms of  $(4)$  give reduction of the signal amplitude due to compressive nonlinearity. They are bigger for  $E\{z_n | a_n = 3A\}$  compared to  $E\{z_n | a_n = A\}$ ; because larger signal is more affected by nonlinearity.

<span id="page-1-3"></span>For linear case the LMS in [\(3\)](#page-1-3) will converge to  $\alpha_1 = g_1$ and  $\alpha_2 = g_2$  giving ideal ISI cancellation,  $z_n = g_0 a_n$ . Since the nonlinearity depends on signal's amplitude, the converged values of  $\alpha_1, \alpha_2$  for  $\beta \neq 0$  will depend on whether they are obtained by keeping the error sampler threshold  $V_E$  (Fig. [2\(a\)\)](#page-1-1) at  $H_3$  or  $H_1$ . The LMS converged coefficient solution for  $\alpha_1$ and  $\alpha_2$  for  $V_E = H_3$  and  $V_E = H_1$ , after lengthy algebra, is obtained as

$$
\alpha_1|H_3 = g_1 - g_1 A^2 (\beta/5) \left(41g_1^2 + 135g_0^2 + 75g_2^2\right)
$$
  

$$
\alpha_1|H_1 = g_1 - g_1 A^2 (\beta/5) \left(41g_1^2 + 15g_0^2 + 75g_2^2\right)
$$

$$
\alpha_2|H_3 = g_2 - g_2A^2(\beta/5)\left(41g_2^2 + 135g_0^2 + 75g_1^2\right)
$$
  
\n
$$
\alpha_2|H_1 = g_2 - g_2A^2(\beta/5)\left(41g_2^2 + 15g_0^2 + 75g_1^2\right). \tag{5}
$$

With nonlinearity, unique value of  $\alpha_1$  doesn't exist. It has different converged values depending on the error sampler threshold ( $V_E = H_3$  or  $H_1$ ), leading to inaccurate ISI cancellation. Since the difference arise due to nonlinearity, the normalized % difference serves as an estimate of nonlinearity

$$
\widehat{NL}_1 = 100(\alpha_1 | H_3 - \alpha_1 | H_1) / (\alpha_1 | H_1). \tag{6}
$$

Since  $\alpha_1|H_3$  and  $\alpha_1|H_1$  are readily available in real time operation from the LMS engine,  $(6)$  can be evaluated to get an estimate of nonlinearity. For good circuit performance,  $\tilde{NL}_1$ is small, generally  $< 5\%$  for the receiver to be negligibly affected by nonlinearity.

Consider the  $\alpha_1|H_3$  case. Back substituting, [\(5\)](#page-2-1) in [\(3\),](#page-1-3) the equalized data  $z_n$  (Fig. [2\(a\)\)](#page-1-1) is obtained as

$$
z_n = g_0 a_n + g_1 A^2 (\beta/5) \left( 41g_1^2 + 135g_0^2 + 75g_2^2 \right) a_{n-1}
$$
  
+ 
$$
g_2 A^2 (\beta/5) \left( 41g_2^2 + 135g_0^2 + 75g_1^2 \right) a_{n-2}
$$
  
- 
$$
\beta \{ g_0 a_n + g_1 a_{n-1} + g_{-2} a_{n-2} \}^3.
$$
 (7)

When  $a_n = 3A$ , there are 16 possible  $z_n$  values, depending on 4 × 4 values of  $a_{n-1}$  and  $a_{n-2}$  ( $\pm 3A$ ,  $\pm A$ ), showing that the ISI is not cancelled completely in the presence of nonlinearity. Simplifying [\(7\)](#page-2-2) using  $g_0 > g_1, g_2$  and keeping the dominant terms, we get

$$
z_n \approx 3Ag_0 - 27\beta A^3 g_0^3 - \Delta z_n \tag{8}
$$

$$
\Delta z_n = 9\beta Ag_0(a_{n-1}^2 g_1^2 + a_{n-2}^2 g_2^2 + 2a_{n-1}a_{n-2}g_1g_2)
$$
 (9)

The dependence of  $z_n$  on  $a_{n-1}$  and  $a_{n-2}$  in [\(8\)](#page-2-3) is given by  $\Delta z_n$ . The peak-to-peak variation of  $z_n$  due to  $a_{n-1}$ ,  $a_{n-2}$  ∈  $\pm$ 3*A*,  $\pm$ *A* is obtained using [\(9\)](#page-2-4) as

$$
\Delta z_{n-pp} = 54\beta A^3 g_0 (6g_1 g_2 + 3g_1^2 + 3g_2^2). \tag{10}
$$

This is the residual nonlinear ISI which causes eye closure due to nonlinearity.  $\Delta z_n$  has cross product terms  $a_{n-1}^2$ ,  $a_{n-2}^2$ and *an*−1*an*−2. These terms give rise to nonlinear ISI and can be detected by correlating them with error sampler output *e<sup>n</sup>* i.e., evaluate  $E\left\{e_n a_{n-1}^2\right\}$  etc. The time average of  $z_n$  in [\(8\)](#page-2-3) will be tracked by the adaptation loop and the error sampler output  $e_n$  will have the residual nonlinear ISI terms which depend on the previous bits. Hence,

$$
e_n = \Delta z_n \tag{11}
$$

Correlating  $e_n$  with recovered bits  $a_{n-1}^2$ ,  $a_{n-2}^2$  and  $a_{n-1}a_{n-2}$ and summing their magnitudes, we get

$$
\begin{aligned} \left| E\{e_n \left(a_{n-1}^2 + a_{n-2}^2\right)\} \right| &+ |E\{e_n a_{n-1} a_{n-2}\}| \\ &= 9\beta A g_0 \{ \left| \left(66A^4 g_1^2 + 66A^4 g_2^2\right) \right| + |50A^4 g_1 g_2| \}. \end{aligned} \tag{12}
$$

Since this quantity is proportional to  $\beta$ , it serves as an estimate of nonlinearity. The first term is positive for all values <span id="page-2-1"></span>of *g*1, *g*<sup>2</sup> so the magnitude can be dropped. This gives the nonlinearity estimate as

<span id="page-2-6"></span>
$$
\widehat{N L}_2 = 9\beta A^5 g_0 \{66 \left( g_1^2 + g_2^2 \right) + 50|g_1 g_2| \}. \tag{13}
$$

The terms  $a_{n-1}^2 g_1^2$ ,  $a_{n-2}^2 g_2^2$  and  $2a_{n-1}a_{n-2}g_1g_2$  in [\(11\)](#page-2-5) arise because of the nonlinearity of the analog circuits and is applicable to both DFE and FFE based receivers. From [\(13\)](#page-2-6) we can see that if there is no linear ISI  $(g_1, g_2 = 0)$  then the nonlinear ISI is also zero  $(NL_2 = 0)$ .

<span id="page-2-8"></span><span id="page-2-0"></span>When the receiver uses a baud rate CDR with Mueller-Muller phase detector [\[11\],](#page-5-9) *g*<sup>2</sup> should be replaced with *g*−1. This is because *g*−<sup>1</sup> will be bigger in magnitude as Mueller-Muller forces *g*−<sup>1</sup> ∼ *g*1. During CDR locked state, [\(13\)](#page-2-6) can be simplified to  $\widehat{NL}_2 = 1638\beta A^5 g_0 g_1^2$ .

<span id="page-2-7"></span>

<span id="page-2-2"></span>**FIGURE 3.** Eye opening and NL<sub>2</sub> variability error with (a) input noise and (b) ADC bits.

<span id="page-2-4"></span><span id="page-2-3"></span>To test the robustness of the proposed estimate, white noise is added at the receiver's input and noise RMS is varied from 1x to 16x. Recovered data eye (corresponding to Q-Factor = 3) and  $\widehat{NL}_2$  are plotted in Fig. [3.](#page-2-7) Noise of 8x causes eye to drop to a small value of 10 mVpp. Beyond 16x, the CDR fails to lock. The deviation of  $\tilde{NL}_2$  from its value at 1x noise (called as  $\widehat{NL}_2$  error, Fig. [3\(a\)\)](#page-2-7) is < 4% for 16x noise, demonstrating that  $\widehat{NL}_2$  remains reasonable stable. Similarly,  $\widehat{NL}_2$  is estimated by varying the ADC (Fig. [1\(b\)\)](#page-1-0) resolution bits from 5 to 8, keeping ADC full scale range as constant. As can be seen in Fig.  $3(b)$ , the estimate is reasonably stable, deviation with respect to average for all the bits is less than < 2%. Eye opening improves slightly for higher bits due to lower quantization noise of the ADC.

#### **IV. ADAPTATION**

<span id="page-2-5"></span>Nonlinearity has large dependence on the circuit biasing conditions (bias voltages/bias currents/swing). By using the nonlinearity estimates, tradeoff can be done with other performance parameters, by adapting circuit biasing conditions, leading to optimal overall performance. The use of the estimated nonlinearity is demonstrated using two methods A, B described next.

# A. DECOMPRESSIVE ADAPTATION

The compressive characteristics of [\(2\)](#page-1-5) given by  $y_n = \dot{y}_n$  –  $\beta \hat{y}_n^3$  can be cancelled if the compressed output  $y_n$  is passed through a decompressive filter. The output of decompressive filter  $s_{n+1}$  can be written as

$$
s_{n+1} = y_n + \rho y_n^M; \ \rho \ge 0,
$$
 (14)

where  $\rho$  is the decompression parameter and *M* is the order of decompression. The resultant of compression by AFE and decompression using [\(14\)](#page-3-0) will reduce the overall nonlinearity. The reduction of nonlinearity will be captured by nonlinearity estimation.

Combined transfer function of AFE circuits followed by decompression is shown in Fig. [4\(a\),](#page-3-1) for different values of  $\rho$ . As  $\rho$  is increased from 0 to 8x, the characteristics changes from compressive to decompressive. During decompression adaptation, the nonlinearity  $\overline{NL}_2$  is estimated and then  $\rho$  is adapted to minimize the estimated nonlinearity  $\widehat{NL}_2$ .

<span id="page-3-1"></span>

**FIGURE 4.** (a) Combined transfer function of AFE and decompression for different values of  $\rho$ , normalized to input (b)  $\tilde{NL}_2$  as a function of  $\rho$  for  $M = 5.7.9$ .

The parameter  $M$  in  $(14)$  determines the order of decompression. If there are many cascaded stages contributing to nonlinearity, choosing a lower value of *M* leads to incomplete nonlinearity cancellation. Fig.  $4(b)$  shows  $\overline{NL}_2$  obtained for different values of  $M$ . If  $M = 5$ , it is not sufficient to cancel the nonlinearity significantly for any value of  $\rho$ . Between 7 and 9, the difference of minimum  $\overline{NL}_2$  is not huge, so for the present design  $M = 7$  is chosen.

# B. VGA GAIN ADAPTATION

Fig. [5](#page-3-2) shows the nonlinearity at AFE output with respect to AFE output swing for different corners and two channel losses,  $L2 = 18$  dB and  $L3 = 39$  dB. The CTLE boost settings are chosen to give similar boost across corners for a particular loss, resembling a real CTLE-Boost adapted case. The swing is varied by changing the VGA gain control. As seen, for some corners, THD is large, and the swing needs to be kept sufficiently low to limit the nonlinearity. While other corners can tolerate much higher swing for the same THD.

Choosing smaller output swing causes final eye opening (after FFE/DFE), to be dominated by noise (device noise, ADC quantization noise etc.) while larger swing causes eye to be degraded due to nonlinearity. Fig. [6](#page-3-3) shows the eye opening (corresponding to  $Q$ -Factor  $=$  3) by varying output swing using VGA gain control. Eye opening reaches maxima, beyond which it starts to degrade due to nonlinearity. Since

<span id="page-3-2"></span><span id="page-3-0"></span>

**FIGURE 5.** Nonlinearity (THD) for different corners and channel loss \_L3 and \_L2 with respect to AFE output swing.

<span id="page-3-3"></span>

**FIGURE 6.** Eye opening vs. output swing for low and high nonlinearity corner.

the nonlinearity for SS\_125\_L3 is small, it can tolerate much higher output swing and reach a much bigger eye opening compared to SS\_m40\_L3.

During VGA Gain adaptation, the AFE output swing is adapted using VGA gain control, to reach a predefined nonlinearity target value. This results in much better eye opening across operating conditions.

#### **V. RESULTS**

The proposed circuits are implemented in 5nm FINFET technology. CTLE, VGA stage 1, 2, buffers (Buff), Track and Hold switches (SW) are real circuits, adopted from [\[1\].](#page-4-0) In ADC based receivers, the FFE & DFE are not analog but are implemented in digital domain. Hence in this work, FFE and the adaptation loops are implemented in Verilog/Verilog-A as shown in Fig. [7.](#page-4-1) ADC is a Verilog-A model with 7-bits resolution. FFE has 7 Taps. A Mueller-Muller based CDR is used to lock to the incoming data. Four non-overlapping [\[1\]](#page-4-0) clock phases ( $\phi_0 - \phi_3$ ) are used to control the Track and hold switch (SW) which does the sampling operation. Each switch is ON for slightly less than 1/4 of the cycle to guarantee nonoverlap with other three switches. Post layout simulations are done with two channel losses  $L3 = 39$  dB and  $L2 = 18$  dB and five analog corners for 200 Gbps PAM4 input data.

The decompression [\(14\)](#page-3-0) is done after ADC, before the FFE. The estimated nonlinearity  $\tilde{NL}_2$  is used to adapt

<span id="page-4-1"></span>

**FIGURE 7.** Receiver architecture with analog and digital domains.

<span id="page-4-2"></span>

**FIGURE 8.** Eye opening,  $\rho$  and  $\widehat{NL}_2$  before and after decompressive adaptation, demonstrating significant improvement in eye opening.

decompression parameter  $\rho$ . Adaptation loop starts with  $\rho = 0$  and convergence is achieved when  $\hat{NL}_2$  reaches minimum. Eye opening,  $\rho$  and  $\tilde{NL}_2$  before and after the adaptation is shown in Fig. [8.](#page-4-2)

Maximum eye opening achieved for SS\_m40\_L3 corner is 19 mV, beyond which it cannot be improved further, as it gets nonlinearity limited (Fig. [6\)](#page-3-3). By adapting the decompression  $\rho$ ,  $\tilde{NL}_2$  can be reduced from 2.6 to 0.7, and the eye can be further improved to 26 mV. Similarly, for all other corners, the eye opening 'Before' in Fig. [8](#page-4-2) corresponds to the settings where nonlinearity starts to dominate. With  $M = 7$  in [\(14\)](#page-3-0) some residual nonlinearity remains when  $\rho$  reaches optimal and  $\widehat{NL}_2$  doesn't reach zero. Good improvement in eye opening is seen for all corners 'After' adaptation in Fig. [8.](#page-4-2) The eye opening improvemnet is in the range of 29% to 77% across corners and loss.

During VGA gain adaptation mode, the VGA starts from the default gain setting which is same for all corners and loss. To estimate the nonlinearity during VGA gain adaptation, weighted sum of both the estimates  $\widehat{NL}_1$ ,  $\widehat{NL}_2$  is used,  $\widehat{NL}_0$  =  $(\overline{NL}_1 + \mu \overline{NL}_2)$ . This improves the estimation accuracy. The parameter  $\mu$  is predefined and fixed for all corners/channel loss, it is not adapted or estimated.

During receiver operation,  $\tilde{NL}_0$  is estimated and compared with a nonlinearity target  $\widehat{NL}_T$ . If  $\widehat{NL}_0 < \widehat{NL}_T$  then the VGA gain is increased, if  $\widehat{NL}_0$  >  $\widehat{NL}_T$ , the VGA gain is reduced until  $\widehat{NL}_0 = \widehat{NL}_T$ . The target nonlinearity  $\widehat{NL}_T$  is swept from 5 to 80 in steps of 5. For each step of  $\overline{NL}_T$ , VGA gain is adapted, and eye opening is measured when

<span id="page-4-3"></span>

**FIGURE 9.** Eye opening with respect to  $\widehat{NL}_T$  across corners and channel losses.

 $\widehat{NL}_0 = \widehat{NL}_T$ . Fig. [9](#page-4-3) shows eye opening for different corners and two channel losses with respect to  $\widehat{NL}_T$  sweep. Setting a target  $\widehat{NL}_T$  around 40 gives close to optimum eye opening for corners and channel losses.

Without the proposed nonlinearity estimation, the VGA gain would be adapted to reach a target amplitude. This amplitude target would be chosen purely based on simulation results and amplitude target would be chosen 'small' enough such that nonlinearity does not dominate for all operating conditions. This will be optimal for highest nonlinearity conditions but will be overdesign for all other cases where nonlinearity doesn't dominate.

As seen in Fig. [5,](#page-3-2) SS\_125\_L3 and FF\_125\_L3 corners show much lower linearity compared to SS m40 L3. They can tolerate almost 2x higher amplitudes for the same THD. This benefit is visible in the maximum eye opening for these corners in Fig. [9.](#page-4-3) SS\_125\_L3 and FF\_125\_L3 reach almost 31mV compared to SS\_m40\_L3 which is 19 mV.

Without the proposed adaptation, the nonlinearity will be unknown, and the AFE target amplitude will be set 'small' enough to suit SS\_m40\_L3, and the target will be same for all corners. This will cause almost 2x reduction of AFE output for SS\_125\_L3 and FF\_125\_L3 corners and hence their eye opening will also reduce by 2x, thus demonstrating the usefulness of the proposed estimation.

#### **VI. CONCLUSION**

A theory developed with simple approximation of two dominant ISI terms in (1) and third order nonlinearity in (2) works reasonably well for the circuits under consideration. This is because higher order ISI terms and nonlinearity terms are smaller in magnitude. Using the estimated nonlinearity circuit parameters can be optimally adapted leading to improvement in performance. Significant improvement in eye opening is demonstrated for both VGA gain adaptation and decompressive adaptation.

## **REFERENCES**

<span id="page-4-0"></span>[\[1\] A](#page-0-0). Khairi, Y. Krupnik, A. Laufer, Y. Segal, M. Cusmai, I. Levin, A. Gordon, Y. Sabag, V. Rahinski, I. Lotan, and G. Ori, ''A 1.41-pJ/b 224-Gb/s PAM4 6-bit ADC-based SerDes receiver with hybrid AFE capable of supporting long reach channels,'' *IEEE J. Solid-State Circuits*, vol. 58, no. 1, pp. 8–18, Jan. 2023.

- <span id="page-5-0"></span>[\[2\] K](#page-0-0). Zheng, ''System-driven circuit design for ADC-based wireline data links,'' Ph.D. dissertation, Dept. Elect. Eng., Stanford Univ., Stanford, CA, USA, 2018.
- <span id="page-5-1"></span>[\[3\] S](#page-0-1). Kiran, S. Cai, S. Hoyos, and S. Palermo, "Statistical modeling of nonlinearity in decision feedback equalizer-based mixed-signal receivers,'' in *Proc. IEEE 27th Conf. Electr. Perform. Electron. Packag. Syst. (EPEPS)*, Oct. 2018, pp. 29–31.
- <span id="page-5-2"></span>[\[4\] X](#page-0-2). Chu, W. Wang, J. Wang, F. Wu, Y. Luo, W. Guo, N. Li, and Y. Li, ''A novel decision feedback equalization structure for nonlinear high-speed links,'' *IEEE Access*, vol. 8, pp. 59135–59144, 2020.
- <span id="page-5-3"></span>[\[5\] M](#page-0-3). Tucci, M. Raugi, A. Musolino, and S. Barmada, ''Nonlinear decision feedback estimation for multicarrier power line communication,'' in *Proc. IEEE Int. Symp. Power Line Commun. Appl.*, Apr. 2008, pp. 176–181.
- <span id="page-5-4"></span>[\[6\] M](#page-0-4). Mesiya, P. McLane, and L. Campbell, ''Maximum likelihood sequence estimation of binary sequences transmitted over bandlimited nonlinear channels,'' *IEEE Trans. Commun.*, vol. C-25, no. 7, pp. 633–643, Jul. 1977.
- <span id="page-5-5"></span>[\[7\] G](#page-0-5). Malhotra and J. Kamali, ''BER analysis of high speed links with nonlinearity,'' in *Proc. 49th Asilomar Conf. Signals, Syst. Comput.*, Nov. 2015, pp. 635–640.
- <span id="page-5-6"></span>[\[8\] J](#page-0-6). Im, D. Freitas, A. Roldan, R. Casey, S. Chen, A. Chou, T. Cronin, K. Geary, S. McLeod, L. Zhou, I. Zhuang, J. Han, S. Lin, P. Upadhyaya, G. Zhang, Y. Frans, and K. Chang, ''6.3 a 40-to-56Gb/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16 nm FinFET,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 114–115.
- <span id="page-5-7"></span>[\[9\] Y](#page-1-6). Krupnik, Y. Perelman, I. Levin, Y. Sanhedrai, R. Eitan, A. Khairi, Y. Shifman, Y. Landau, U. Virobnik, N. Dolev, A. Meisler, and A. Cohen, ''112-Gb/s PAM4 ADC-based SERDES receiver with resonant AFE for long-reach channels,'' *IEEE J. Solid-State Circuits*, vol. 55, no. 4, pp. 1077–1085, Apr. 2020.
- <span id="page-5-8"></span>[\[10\]](#page-1-7) A. Papoulis, *Probability, Random Variables and Stochastic Processes*. New York, NY, USA: McGraw-Hill, 1965.
- <span id="page-5-9"></span>[\[11\]](#page-2-8) K. Mueller and M. Müller, "Timing recovery in digital synchronous data receivers,'' *IEEE Trans. Commun.*, vol. C-24, no. 5, pp. 516–531, May 1976.



ARCHIT JOSHI received the B.Tech. degree from the Indian Institute of Technology, Kanpur, India, in 2002, and the Ph.D. degree in electrical and electronic engineering from the Indian Institute of Technology, Delhi, India, in 2019.

From 2002 to 2010, he was with the Serdes Research and Development Group, STMicroelectronics, Greater Noida, India. He moved to Synopsys Inc., and then to Invecas Inc., where he was the Technical Director of Serdes Group, India. He is

currently a Principal Engineer with the High-Speed Serial Link Group, Intel Corporation, India. His research interests include power and area efficient wireline transceiver design, and statistical signal processing and its applications to Serdes transceivers to achieve improvements in speed, performance, and power.

 $0.0.0$