

Received 12 April 2024, accepted 28 May 2024, date of publication 5 June 2024, date of current version 13 June 2024. *Digital Object Identifier* 10.1109/ACCESS.2024.3409842

RESEARCH ARTICLE

Ultralow-Power Inverter-Based Delta-Sigma Modulator for Wearable Applications

ALESSANDRO CATANIA[®], (Senior Member, IEEE), FRANCESCO GAGLIARDI[®], (Student Member, IEEE), MASSIMO PIOTTO[®], (Member, IEEE), PAOLO BRUSCHI[®], AND MICHELE DEI[®]

Dipartimento di Ingegneria dell'Informazione, University of Pisa, 56100 Pisa, Italy

Corresponding author: Michele Dei (michele.dei@unipi.it)

This work was supported in part by the National Recovery and Resilience Plan (NRRP), Mission 4 Component 2 Investment 1.2 of Italian Ministry of University and Research funded by European Union–NextGenerationEU through the Project: "Health Monitoring Wearable Platform" (HeMoWear), under Award 0004610/2022; and in part by European Health and Digital Executive Agency through the Project "Disrupting the Migraine Continuum of Care for Resource Constrained Settings" (TARA), HORIZON Innovation Actions under Grant GA ID: 101057524.

ABSTRACT This paper introduces and experimentally validates a switched-capacitor inverter-based second-order 3-tap FIR single-bit Delta-Sigma Modulator ($\Delta \Sigma M$) designed for nanowatt-level analog-todigital conversion in wearable healthcare devices. The focus is on applications with energy harvesters, emphasizing continuous monitoring of chronic conditions and closed-loop drug-delivery systems. The design methodology addresses ultralow-power considerations at both architectural and transistor levels, tackling challenges like process variations without relying on complex digital calibration techniques. Experimental results from prototypes, implemented on a standard 180-nm CMOS process, reveal a peak SINAD of 77.8 dB and SNR of 79.4 dB, with a power consumption of 71.5 nW at a 900-mV supply. Measurements across nine chip samples are consistent, demonstrating low DC offset, with low temperature drift and live sensitivity. The outcomes confirm the modulator suitability for energy-harvested wearable systems.

INDEX TERMS Analog-to-digital converter, body-worn sensor, Delta-Sigma modulation, inverter-based circuits, low voltage, switched-capacitors, ultra-low power, wearable systems.

I. INTRODUCTION

Next-generation wearable systems are envisioned to seamlessly integrate multi-modal energy harvesters, sensor acquisition systems, and communication interfaces. Ubiquitous adoption of these innovative wearables hinges on their miniaturization and integration capabilities. Miniaturization relies on absence of traditional bulky batteries, small form factor and ultimately on ultra-low power operation of the whole system [1], [2], [3].

In order to reduce power, an intuitive solution might be to set the entire electronic acquisition interface to operate directly at the harvester voltage levels. These devices exhibit varied open-circuit voltages (OCVs) with values ranging

The associate editor coordinating the review of this manuscript and approving it for publication was Masood Ur-Rehman^(b).

between 200 mV and 700 mV [4], [5], [6], [7]. Realizing analog-to-digital converters (ADCs) at voltage level of 200 mV presents a formidable challenge. Only a handful of groundbreaking designs have been documented to function at these ultra-low supply voltages (ULVs) [8], [9], [10], [11]. Several issues affects such ULV implementations: offset, noise, non-linearity and process and temperature dependence. With reasonably low DC-DC step-up ratios, supply levels of around 1 V can be achieved with high-efficiency [12]. State-of-the-art ultra-low-power (ULP) ADCs contemplate both successive approximation register (SAR) architectures and Delta-Sigma Modulators ($\Delta \Sigma Ms$): designs of [13], [14], and [15] are based on SAR ADCs, featuring asynchronous, oversampling and Nyquist-rate solutions; works in [10], [16], [17], [18], and [19] propose switched-capacitors (SC) $\Delta \Sigma Ms$; works in [20] and [21] present asynchronous $\Delta \Sigma Ms$;



FIGURE 1. Inverter-based 3-tap FIR single-bit second-order $\Delta \Sigma M$: (a) block diagram; (b) block diagram of the reference modulator without FIR.

finally, [22] introduces an hybrid continuous/discrete-time $\Delta \Sigma M$ with programmable digital autoranging.

In this work a $\Delta \Sigma M$ is presented. The modulator achieves a baseline resolution of 12 ENOB, a minimum bandwidth of 15 Hz, while operating at a 900-mV supply. Section II delves into both architectural-level and transistor-level design choices. Inverter-based OTAs with extremely small aspect ratios (W/L) in the order of 1/100) have been adopted. In order to increase the circuit resilience against process and temperature variations, a finite-impulse-response (FIR) feedback has been included in the modulator topology. All our design choices are devoted to obtain a power consumption levels below 100 nW while maintaining the design as minimalist as possible. Experimental results are showcased in Section III. To offer a comprehensive insight into the circuit resilience, performance ratings at 700 mV and at different temperatures are presented. Concluding the paper, Section IV benchmarks the proposed solution against state-of-the-art ULP ADCs.

II. DELTA-SIGMA MODULATOR FOR ULP APPLICATIONS

A. SECOND-ORDER SINGLE-BIT FIR-DAC MODULATOR

The block diagram of the proposed second-order $\Delta \Sigma M$ with a SC single-bit 3-tap FIR DAC is shown in Fig. 1(a). The modulator is inspired by the minimalist design by Boser and Wooley [23] shown in Fig. 1(b). $\Delta \Sigma Ms$ with FIR DACs were introduced in [24]. While FIR DACs in $\Delta \Sigma Ms$ are common in continuous-time implementations in order to reduce clockjitter sensitivity [25], [26], few examples have been presented regarding their use together with SC-based modulators [27], [28], [29]. The FIR DAC, incorporated only on feedback path to the first integrator stage, aims to ease settling requirements on the SC integrator amplifiers by reducing the amplitude of the output voltage steps, without incurring into the circuital complexity of multi-bit quantisation [30]. To our purpose, the same principle, is employed to mitigate the modulator sensitivity to process variability. In the following sections, the design choices related to the FIR filter are discussed in detail.

B. MODULATOR STABILITY

As mentioned earlier, a single FIR feedback branch has been employed, reducing the circuit complexity with respect to the full-FIR implementation of [24]. This choice, however, influences the modulator signal-transfer function (STF) and quantization-noise-transfer function (NTF), which are found to be, respectively:

$$STF_{3}(z) = \frac{b_{1}c_{1}k_{q}z^{-2}}{1 - (2 - a_{2}k_{q})z^{-1} + [1 - a_{2}k_{q} + a_{1}c_{1}k_{q}F_{3}(z)]z^{-2}},$$
(1)
$$NTF_{3}(z) = \frac{(1 - z^{-1})^{2}}{1 - (2 - a_{2}k_{q})z^{-1} + [1 - a_{2}k_{q} + a_{1}c_{1}k_{q}F_{3}(z)]z^{-2}},$$
(2)

where the F_3 can be related to the generic *N*-tap FIR transfer function, $F_N(z)$, with equally weighted coefficients:

$$F_N(z) = \frac{1}{N+1} \sum_{i=0}^N z^{-i}.$$
 (3)

The scaling factor $(N + 1)^{-1}$ in Eq. (3) ensures the preservation of the full scale to that set by the feedback DAC. The effective quantizer gain, k_q , plays a fundamental role. k_q is defined as:

$$k_q = \frac{\mathcal{E}[|V_{s2}|]}{\mathcal{E}[V_{s2}^2]},$$
(4)

where \mathcal{E} denotes the expectation operator, and V_{s2} represents the input signal of the quantizer. Unfortunately, the value of k_q arises from the nonlinear behavior of the single-bit



FIGURE 2. Stability region (shaded area) determined by the linearised model of the modulator of Fig. 1(a), in terms of a_2 vs. k_q . The rest of the coefficients are set as: $a_1 = b_1 = 0.1253$ and $c_1 = 0.4938$.

quantizer and can be determined only through simulation data. In determining the stability of the modulator, we also have to consider the influence of high-order polynomial terms in the denominator, D(z), of STF₃ and NTF₃. With the inclusion of the FIR filter, the polynomial is expanded up to the fifth order, raising concerns about stability.

To obtain stable modulator operation, we proceed by first determining a suitable set of coefficients (a_1, a_2, b_1, c_1) for the reference (FIR-less) modulator of Fig. 1(b). Its STF and the NTF are, respectively:

$$\text{STF}_0(z) = \frac{b_1 c_1 k_q z^{-2}}{1 - (2 - a_2 k_q) z^{-1} + [1 - a_2 k_q + a_1 c_1 k_q] z^{-2}},$$
 (5)

$$NTF_0(z) = \frac{(1-z^{-1})^2}{1-(2-a_2k_q)z^{-1} + [1-a_2k_q + a_1c_1k_q]z^{-2}}.$$
 (6)

Using the widely adopted $\Delta\Sigma$ Toolbox [32], and setting the maximum output range of the integrators to 50% of the DAC full scale (V_{FS}), we obtained $a_1 = b_1 = 0.1621$, $a_2 = 0.1684$, $c_1 = 0.5195$. When translating this specification to actual voltage values, taking $V_{FS} = 900$ mV into account and aligning the single-ended signal baseline to $V_{FS}/2$, it results in an integrator output, V_{s1} , occupying the range between 225 mV and 675 mV. This arrangement ensures a nominal $V_{DS,sat}$ headroom of $V_{FS}/4 = 225$ mV for both the NMOS and PMOS devices. This choice is coherent with the use of non-cascdoded inverter-like amplifiers in order to reduce distortion components. Discussion on this aspect is provided at the end of Section II-D.

In the following we discuss the application of the previously found set of coefficients to the modulator of Fig. 1(a). To ensure stability, it is imperative that the roots of D(z), denoted as r_i (with $i \in [1, 5]$), lie within the unit circle of the complex plane. To address this concern, the coefficient a_2 is adjusted to identify a stable region even in the presence of uncertainty in k_q . A roots-locus analysis of D(z) as a function of a_2 and k_q has been conducted using a

Python script employing the symbolic module SymPy [31]. The numerical evaluation yields the results depicted in Fig. 2. In the shaded region of the plot, $|r_i| < 1$, indicating stability. Conversely, outside the shaded region, the modulator is assuredly unstable.

To verify modulator stability a simple Python script implementing the difference equations describing the behaviour of the modulator of Fig. 1(a) has been implemented. With $a_2 =$ 0.3368, doubling the value of the corresponding coefficient of modulator of Fig. 1(b), a stable modulator is found, providing also $k_q = 3.47$. Similar analyses have been performed with modulator prototypes implementing different order of FIR filters from $F_1(z)$ up to $F_4(z)$, as defined by Eq. (3). In all cases, a stable modulation has been achieved by setting $a_2 =$ 0.3368. This design choice is also represented in Fig. 2, where large safety margins against possible variations of both a_2 and k_a are observed.

C. OCCUPATION RANGE OF THE STATE VARIABLES

In the subsequent design phase, we assessed the effects of the FIR technique to the statistical characteristics of the modulator states variables, focusing on V_{s1} . As demonstrated in Figs. 3(a) and (b), employing the FIR DAC induces two effects at the output of the first integrator stage, V_{s1} :

(i) An increase in range occupation, RO, defined as:

$$\mathrm{RO} = \frac{V_{s1,\mathrm{max}} - V_{i1,\mathrm{min}}}{V_{FS}}.$$
 (7)

(ii) A decrease in the maximum step, defined as:

$$\Delta V_{s1,\max} = \max |V_{s1}[n] - V_{s1}[n-1]|, \quad (8)$$

where $V_{s1}[n]$ identifies the value of the integrator output at the clock-cycle number n > 0, while $V_{s1}[0]$ is the integrator initial condition.

The increase of RO is evidently a detrimental effect, whereas the reduction of $V_{s1,max}$ is beneficial. In the context of system-level analysis we will refer to the normalized maximum step, $V_{s1,max} / V_{FS}$.

The plots of Figs. 3(a) and (b) have been obtained through a simple numerical model of the modulator of Fig. 1(a). For these behavioural simulations implemented using the Python language, a sinusoidal stimulus $V_{in} = V_p \cdot \sin(2\pi f_{in})$ have been adopted, with $V_p = V_{FS}/3$ and $f_{in} = f_{ck}/3840$, being f_{ck} the modulator operating frequency. Quantitatively, with an increase in the number of taps of the FIR, the RO stabilizes slightly above 67% when the FIR is employed, irrespective of the number of taps. On the other hand, $\Delta V_{s1,\text{max}}/V_{FS}$ monotonically decreases from a value of 14.4% when the FIR is not employed to slightly below 5% for the 3-tap FIR case. The same plot indicates that increasing the number of taps beyond 3 only yields marginal improvements. Therefore, a 3-tap FIR was chosen for this design, resulting in the architecture of Fig. 1(a). To guarantee an RO below 50%, additional uniform coefficient re-scaling has been implemented, resulting in: $a_1 = b_1 = 0.125$, $a_2 = 0.246, c_1 = 0.494$. With this final re-scaling step,



FIGURE 3. (a) Statistical distributions at first-integrator output V_{s1} for a single-tone input signal $V_{in} = V_P \sin(2\pi f_{in})$, $(V_P = 300 \text{ mV}, f_{in} = f_{ck}/3840)$; (b) $\triangle V_s$ accounting for integrator state variable variations at each clock cycle.



FIGURE 4. Output spectrum of the modulator for signal-to-quantizationnoise ratio (SQNR) evaluation at different values of OSR.

there are no significant changes observed in the STF and NTF. From behavioural simulations, we observed also that a minimum OSR of 128, expressed as powers of 2, is needed to satisfy the ENOB \geq 12 requirement (see Fig. 4).

D. INVERTER-BASED DESIGN

The schematic diagram of the proposed modulator is shown in Fig. 5. This design is implemented using the 0.18- μ m CMOS/N-well process by UMC. The functional parts of the circuit are: (i) the first integrator stage, embedding correlated double sampling (CDS) technique [33], formed by C_S (split capacitor), C_A , C_F and the inverter I1; (ii) a second integrator stage based on the standard parasitic insensitive structure around I2 and the capacitors C_{S1} , C_{S2} , C_{F2} ; (iii) the minimalist inverter-based latched comparator, CMP, acting as a single-bit quantizer; (iv) the 3-tap FIR DAC formed by the array of inverter-based buffers (B1–B4) and D-edge

80012

triggered flip-flops (D1–D3), and finally, (v) the constant V_{inv} generator, constituted by I0 and the MOSFET labelled with MC in Fig. 5 used as bypass capacitor. The D-edge triggered flip-flops and the non-overlapping clock phase generator (not shown in the figure) are implemented using traditional NAND-based and NOR-based architectures, respectively.

The first integrator stage is the most critical block in our design, since its physical noise, offset and distortion possibly limit the achievable effective resolution and accuracy. Since the modulator is intended to convert very-low frequency signals, the deployment of the CDS technique is mandatory in order to suppress offset, offset thermal drift and to reduce flicker noise components. This is achieved by the configuration shown in Fig. 5, which has been adapted from [33]. The integrator employs an auxiliary capacitor C_A , updated every clock cycle in order to track both the offsets of I1 and I0. Straightforward analysis, reported in Appendix, reveals that the integrator output V_{s1} , at the end of phase 1, is:

$$V_{s1} = \frac{a_1 z^{-1/2}}{1 - z^{-1}} \cdot \left(z^{-1/2} V_{in} - \frac{V_{f0} + V_{f1} + V_{f2} + V_{f3}}{4} \right) \\ + \left(a_A + \frac{a_1 z^{-1/2}}{1 + z^{-1/2}} \right) V_{os1} + (1 - a_A) V_{os0}, \tag{9}$$

where V_{os0} and V_{os1} are the input-referred offset terms of I0 and I1, respectively, while the coefficients $a_1(=b_1)$ and a_A are expressed as:

$$a_1 = \frac{C_S}{C_F}, \qquad a_A = \left(1 + \frac{C_A}{C_F}\right). \tag{10}$$

When these offset terms are referred to the modulator input, V_{in} , they undergo the discrete-time derivative $1 - z^{-1}$, hence their DC contribution is rejected.

Regarding kT/C noise, the critical in-band contribution is given by the split capacitor C_S . The signal-to-thermal-noise ratio (STNR) can be estimated by the simplified formula:

$$STNR = \frac{V_p^2/2}{kT(2 + C_S/C_A)/(C_S \cdot OSR)},$$
 (11)

where kT is the thermal energy $(4.11 \times 10^{-21} \text{ J} \text{ at } 298 \text{ K})$. In this approximation, the on resistance of the switches is considered to be negligible with respect to $R_{th} = 1/(g_{mn} + g_{mp})$, being g_{mn} and g_{mp} the transcoductance parameters of the NMOS and PMOS, respectively [34]. While C_S is sampled twice per clock period, C_A is sampled only once. Letting OSR to be 256, an STNR of 89.15 dB is obtained assuming $C_S = 0.6 \text{ pF}$ and $C_A = 2.4 \text{ pF}$ (for $V_p = V_{FS}/3$). Since a_1 has been set from behavioural simulations to be 0.125, $C_F = 4.8 \text{ pF}$ is obtained from Eq. (10).

The second integrator stage, much less critical from the noise point of view, is implemented as a two-input parasitic insensitive structure, hence:

$$c_1 = \frac{C_{S1}}{C_{F2}}; \quad a_2 = \frac{C_{S2}}{C_{F2}}.$$
 (12)

For this stage $C_{F2} = 0.8$ pF has been chosen. Consequently, $C_{S1} = 395$ fF and $C_{S2} = 197$ fF.



FIGURE 5. Inverter-based 3-tap FIR single-bit second-order Δ - Σ M: detailed schematic and clock phase chronogram.

The inverter-based latched comparator, also shown in Fig. 5, is built around three clocked inverters. The first clocked inverter formed by S1, S2 and J1 acts as preamplifier of the input D during ϕ_1 . During the same phase, the J2-J3 latch is disabled (S3-S6 are off), hence the output Q is undefined. During ϕ_2 the latch is established and Q evolves to the logic level "0" or "1", depending on the output of J1. The pass-gates switches were implemented with the following dimensions for the NMOS and PMOS devices: $W_n = W_p = 1.2 \ \mu m$, $L_n = L_p = 250 \ nm$, $m_n = 1$, and $m_p = 4$.

The use of inverters as OTAs within the integrator stages provides two important advantages: (i) wide input and output ranges, fundamental to enable low-voltage operation as in the present design, and (ii) higher g_m -power efficiency, due to bias current reuse between the PMOS and the NMOS, both contributing to the output current of the stage. On the other hand, performances of inverters are prone to PVT variations, and usually a worst-case scenario should be considered for robust design [35].

The worst PVT sensitivity is expected for weak-inversion operation of the devices, where the current-voltage relationships follow exponential laws involving both temperature and threshold voltage [36]. Strong inversion operation may offer reduced sensitivity to the aforementioned parameters, but it is still non optimal due to reduced transconductance efficiency and higher V_{DS,sat}-limits to the output range. To strike a balance between these two requirements, moderate inversion operation is set for the inverters in the current design. Inverters I0, I1, I2 are nominally identical, with $W_n =$ $W_p = 0.5 \ \mu \text{m}, L_n = L_p = 50 \ \mu \text{m}, m_n = 1$, and $m_p = 4$. The larger multiplication factor, m, for p-type MOSFETs accounts for the intrinsic mobility difference between holes and electrons. The tiny aspect ratio of the devices allow obtaining nano-ampere level of current consumption. Simulation results of the electrical testbench are reported in Table 1 under the conditions of $V_{DD} = 900 \,\mathrm{mV}$ and $T = 27^{\circ}\mathrm{C}$. For the three major corner cases, the inverter is set into class-AB operation (i.e. both the NMOS and the PMOS are biased in moderate inversion: $V_{DD} - 8kT/q < V_{Tn} + |V_{Tp}| < V_{DD}$)

TABLE 1. Simulated performace of the inverters IO-I2 against process corners. V_{TD} and V_{TD} are the p- and n-MOSFET threshold voltages, respectively; A_0 is the open-loop static gain of the inverter; $I_{DD,0}$ is the inverter static current at the inversion point ($V_{DD} = 900$ mV); GBP is the gain-bandwidth product with an effective capacitive load of 0.6 pF.





FIGURE 6. Comparison of $\Delta \Sigma$ Ms of Fig. 1 (full-schematic electrical simulations, slow-process-corner case). A transient extract of $V_{s1}(t)$ is reported in (a), while output-bitstream (d_{out}) spectrum is reported in (b).

[16]. Hence, calibration techniques are not employed for this design, greatly reducing system complexity.

Significantly, in the slow corner, the inverters approach class-C (*i.e.* weak-inversion) operation $(V_{Tn} + |V_{Tp}| \ge$

IEEE Access[•]



FIGURE 7. Power breakdown of the proposed $\Delta \Sigma M$.

 V_{DD}). This is also the most limiting case in term of gain-bandwidth product (GBP). For this reason the FIR filter was introduced. By means of electrical simulations, we evaluated the modulator performance both with and without the FIR, ensuring consistent coefficient scaling for both scenarios. Figure 6(a) graphically illustrates the temporal response of the first integrator output both with and without the FIR filter. In both cases, voltage spikes are evident at the onset of the clock transitions. However, upon deploying the FIR filter, spikes result noticeably attenuated, translating to reduced GBP requirements to attain the same linearity [37]. Spectral behaviour, shown in Fig. 6(b), returns a SINAD enhancement of roughly 8 dB in the slow-process-corner case for the modulator embedding the FIR (OSR = 256).

It is worth noting that the transient spikes in Fig. 6(a), $\Delta V_{s1}[n, 0^+]$ (at the cycle *n* of the clock signal), are directly correlated to the ΔV_{s1} statistics analyzed in Section II-A:

$$\Delta V_{s1}[n, 0^+] = -\frac{C_F}{C_S} \Delta V_{s1}[n], \qquad (13)$$

where $\Delta V_{s1}[n]$ indicates the settled value at the end of the same phase and corresponding to *x*-axis of Fig. 3(b). Hence, the statistic distribution of $\Delta V_{s1}[n, 0^+]$ correspond to that of $\Delta V_{s1}[n]$ magnified, in terms of horizontal spread, by a factor of 8. When considering the modulator without FIR, this translates into a non-negligible amount of samples affected by ground- and V_{DD} -clipping.

Figure 7 displays the power breakdown at $V_{DD} = 0.9$ V, derived from electrical simulations, revealing that the FIR accounts for a 9.2% increase (+0.38 dB) in power consumption. This slight increase in power consumption is well justified by the 8 dB reduction in SINAD observed when the slow-process case is considered.

III. EXPERIMENTAL RESULTS

The proposed $\Delta \Sigma M$ was fabricated with the already mentioned 0.18- μ m CMOS process by UMC. The $\Delta \Sigma M$ was included in a test chip together with other experimental circuits. A microphotograph of the chip can be viewed in Fig. 8, with the layout superimposed to the optical photograph to show the area occupied by the various circuit components. The presented $\Delta \Sigma M$ occupies a silicon area of 0.027 mm². In the following, we characterize the performances of the $\Delta \Sigma M$ prototype by presenting results of extensive electrical measurements. In this respect, the following instrumentation



FIGURE 8. Chip microphotograph with zooming on the $\Delta \Sigma M$. The prototype size, implemented in standard 180-nm CMOS technology, is 300 μ m × 90 μ m.





FIGURE 9. Experimental setup: (a) schematic diagram; (b) photograph.

was employed as depicted in Fig. 9: a Keysight B20902B two-channel Source-Measure Unit (SMU) for supplying and monitoring the prototype power, Agilent 33120A and 33220A waveform generators (WGs) for the clock signal and the input stimuli, respectively, a Rohde & Schwarz RTB2004 digital oscilloscope (OSC) for the output stream acquisition and, for temperature characterization, a Peltier-cell-based cryostat (not shown in Figure). The output signal of the $\Delta \Sigma M$ (d_{out} in Fig. 5) and the clock signal were digitized by the oscilloscope. The resulting bitstream (d_{out}) was processed by means of a Python script running on a personal computer. For DC characterizations, the input V_{in} has been fed through the second channel of the SMU.

Figure 10 illustrates the spectrum of the modulator output stream, d_{out} . This measurement was carried out under specific testing conditions: $V_{DD} = 900$ mV, $f_{ck} = 9$ kHz, $f_{in} = 2.335$ Hz, and $V_p = 0.3$ V. The recorded metrics, calculated with OSR = 256, include a Signal-to-Noise Ratio (SNR) of



FIGURE 10. Measured output spectrum at peak SINAD.



FIGURE 11. SINAD, SNR, THD *vs.* input-tone amplitude characteristics. Test conditions: $V_{DD} = 900$ mV (corresponding to full scale, FS), $f_{ck} = 9$ kHz, $f_{in} = 2.335$ Hz.

79.40 dB, a Total Harmonic Distortion (THD) of -82.99 dB, and a SINAD of 77.82 dB, corresponding to an ENOB of 12.6 (LSB = 145 μ V). Over a 10-second window, the measured current consumption averages at 79.46 nA. This translates to the modulator power consumption being 71.51 nW (including the power contribution of the reference voltage, which corresponds to V_{DD}). Notably, measured performances match closely those of a fast-process-corner case, with a consequent penalization in power consumption with respect to the typical case. Nevertheless, we adopted the same bandwidth and supply specifications assumed initially.

Figure 11 illustrates the SINAD, SNR, and THD characteristics as the amplitude V_p of the input tone is swept from 20 mV (-27.04 dB of full scale) to 450 mV (full scale). A linear fit of SINAD data has been performed on the lower subset of the amplitude points (8 values). The linear fit returned a coefficient of 0.9023, and an intercept with the amplitude axis of -91.6 dB that virtually corresponds to the modulator Dynamic Range (DR). **TABLE 2.** Statistical variation of measured performances over 9 samples: μ and σ indicated the mean and the standard deviation, respectively. Test conditions for SNR, THD and SINAD: V_{DD} = 900 mV, f_{ck} = 9 kHz, f_{in} = 2.335 Hz. Test conditions for OS and ϵ_G : V_{DD} = 900 mV, f_{ck} = 9 kHz.



FIGURE 12. OS vs. supply voltage (V_{DD}) for chip sample #1.

Statistical variations from this analysis can be found in Table 2. For these results, nine chips were evaluated, all stemming from the same production batch and tested under the same conditions of our first experiment. Further characterization has been performed considering the offset, OS and the DC gain error, ϵ_G . OS has been estimated by adjusting the DC input provided by the SMU in order to have an average output stream (d_{out}) of 1/2. Each measured DC point has been acquired by averaging d_{out} for 10 seconds. On the other hand, ϵ_G is defined as:

$$\epsilon_G = G - 1, \tag{14}$$

where *G* is the measured gain extracted by simple linear regression fitted using the least squares approach, from 30 equally spaced points from zero to full scale in the DC transfer characteristics. The small values of the offset, compared to the typical variability of the inverter inversion voltage (V_{inv}), confirm the effectiveness of CDS application to the first integrator. We investigated also the offset sensitivity to V_{DD} variations: Fig. 12 shows a line sensitivity of less than 0.5% V/V tested on one of the chip samples.

Temperature effects have been characterised by means of an in-house Peltier-cell-based cryostat. A custom-made PCB with an access hole for thermal coupling was utilized, achieving thermal connection through a metal thermal bridge in contact with both the Peltier cell and the base of the chip packaging (JLCC type). Two PT100 probes were incorporated into the setup, coupled with thermal paste, to measure the temperature at both the base of the chip and on the top lid of the chip. The temperature displayed in the figure is the average of the two measured temperatures. To ensure a reliable reading of the measured value, a waited



FIGURE 13. SINAD, SNR and THD vs. temperature (V_{DD} = 900 mV, f_{ck} = 9 kHz, f_{in} = 2.335 Hz, V_p = 0.3 V and OSR = 256).



FIGURE 14. OS and gain error vs. temperature.

period of 20 minutes was observed after setting the set point on the cryostat. With this setup two experiments have been performed. In the first instance, the SINAD, the SNR and THD have been evaluated in the 0°C-60°C range taking temperature steps of 5°C and averaging the results measured at each temperature point between 10 samples. Results are shown in Fig. 13. The overall variation in the 0°C-60°C range of the SINAD is less than 1.8 dB. SINAD sensitivity to temperature is extracted from the linear fit, also shown in Fig. 13, and results in -0.0278 dB/°C.

A last experiment was devoted to characterize the OS and ϵ_G temperature drift. For OS-drift characterization, the modulator was fed with a 450 mV DC input, and the output stream was averaged for 10 seconds for each temperature point (after the waited period of 20 minutes for temperature stabilization). The gain error ϵ_G has been evaluated from 20 equally spaced points from zero to full scale in the DC transfer characteristics. Measurement results, reported in Fig. 14, show that in the 10°C-40°C range, the OS sensitivity to temperature is -0.11 mV/°C, and the ϵ_G variation is less than 0.6% with respect to the ideal gain in the whole explored range.

To gain a deeper understanding of the prototype's capabilities, we conducted tests under the following conditions: $V_{DD} = 700 \text{ mV}, f_{ck} = 2 \text{ kHz}, f_{in} = 0.520 \text{ Hz}, \text{ and } V_p = 0.3 \text{ V}.$ In this case, the supply provided to the circuit approximates

80016

the $V_{Tn} + |V_{Tp}|$ value for the fast corner (refer to Table 1). Under these conditions, the modulator consumes 10.4 nW. For fair comparison, we maintained the OSR and the f_{in}/f_{ck} ratio as in the previous experiment. In this instance we obtained: SNR = 79.20 dB, THD = -74.99 dB, SINAD = 73.61 dB. The increased distortion is clearly the result of higher V_p/V_{DD} ratio for this particular case.

IV. DISCUSSION

Table 3 provides a performance summary of the proposed $\Delta \Sigma M$ and juxtaposes it with state-of-the-art ADC designs that operate below 1 μ W and are tailored for low-frequency acquisition systems (*i.e.*, bandwidth < 1.5 kHz). In assessing these designs, we employ the following figures of merit:

$$FOMW = \frac{P}{2^{ENOB} \times f_{Nyq}};$$
(15)

FOMS = DR +
$$10 \log_{10} \frac{f_{\text{Nyq}}/2}{P}$$
. (16)

Here, P, specified in nanowatts, represents power dissipation *at the input-signal amplitude corresponding to the peak* SINAD, f_{Nyq} is the Nyquist frequency ($f_{Nyq} = f_{ck}/OSR$). FOMW is the renowned Walden's figure of merit, typically employed for low-resolution designs, specifically when ENOB < 10, which are not limited by thermal noise. On the other hand, FOMS is the widely recognized Schreier's figure of merit, deemed more effective for ranking designs with higher resolution. The proposed $\Delta\Sigma M$ scores well above the median when considering singularly the following three major parameters of interest: 12.6 ENOB (median: 9.6), 71.5 nW of power consumption (median: 180 nW) and 175.5 dB of FOMS (median: 151.6 dB).

In terms of absolute power consumption, the designs in [10], [13], [19], [20], and [21] surpass the performance of the proposed $\Delta \Sigma M$. However, it is noteworthy that none of these references achieve a 10-ENOB resolution. While [14], [16], [17], [22] do surpass the 10-ENOB benchmark, their FOMS metrics fall short when compared to the proposed $\Delta \Sigma M$, with [22] being the lone exception. The standout performance exhibited by [22] stems from the incorporation of advanced system-level techniques, including predictive digital autoranging and a hybrid analog/digital second-order oversampling ADC architecture that can achieve DC decoupling at exceptionally low cut-off frequencies. However, there exists a trade-off: it demands an instantaneous power consumption of 800 nW, which is over ten times greater than that of the proposed $\Delta \Sigma M$. This discrepancy is particularly significant for the design of an eventual power-management unit (PMU) to be integrated along with the modulator, as it translates also to stricter settling requirement for the PMU during power duty-cycled operations.

It is noteworthy to mention that despite employing the basic inverter-based topology, we observed no significant performance deviation across the 9 samples tested. Referencing the values in Table 2, SINAD shows a remarkably tight standard deviation of just 1.33 dB. In terms of absolute value,

TABLE 3. Performance summary and comparison with prior state-of-the-art low-frequency ($f_{Nyq} \le 3$ kHz) ultralow-power (P < 1 μ W) ADC designs.

Reference	[16]	[17]	[20]	[13]	[22]	[18]	[14]	[21]	[15]	[19]	[10]	This Work	
Year	2009	2014	2014	2017	2018	2018	2019	2019	2021	2020	2022	2024	
Process technology [nm]	350	65	130	180	65	65	55	180	180	180	180	180	
Silicon Area [mm ²]	0.350	0.125	0.141	-	0.024	0.020	-	0.141	0.050	0.026	0.088	0.027	
Supply voltage [V]	1.50	0.70	0.25	0.60	0.80	0.30	1.20	0.30	1.20	0.25	0.15	0.70	0.90
Signal bandwidth [Hz]	120	500	30	500	500	1500	150	62	500	42.9	0.3	3.9	17.6
Peak SINAD [dB]	65.0	65.0	58.0	48.3	66.2	60.0	78.8	53.3	57.7	37.2	59.3	73.6	77.8
Peak SNR [dB]	72.0	68.0	62.0	-	-	64.0	82.8	54.7	-	40.8	60.6	79.2	79.4
DR [dB]	75.0	53.0	58.0	48.3	92.0	65.0	78.8	53.3	57.7	37.2	59.3	-	91.6*
Power [nW]	730.0	430.0	28.0	2.7	800.0	180.0	900.0	37.0	204.0	2.1	0.6	10.4	71.5
ENOB	10.5	10.5	9.3	7.7	10.7	9.7	12.8	8.6	9.3	5.9	9.6	11.9	12.6
FOMW [fJ/conv-step]	2093.1	295.9	719.0	12.8	480.9	73.4	420.7	789.8	323.6	413.6	1326.5	339.9	319.8
FOMS [dB]	157.2	143.7	148.3	160.9	180.0	164.2	161.0	145.5	151.6	140.3	146.3	159.3**	175.5

* Extrapolated from linear fit of the measured set; ** Estimated using SINAD instead of DR.



FIGURE 15. Schematich view of the generalised 3-capacitors Nagaraj integrator.

FOMS is in line with other state-of-the-art solutions targeting low-voltage and ultralow-power consumption required by wearable applications.

APPENDIX

ANALYSIS OF THE GENERALISED 3-CAPACITORS NAGARAJ INTEGRATOR

Let us consider the switched-capacitors integrator circuit of [33], generalised in order to accound also for a non-zero reference V_R , shown in Fig. 15. In the following analysis we denote V_{CS} , V_{CA} and V_{CF} as the voltage drops across the respective capacitors C_S , C_A and C_F , with the polarities indicated in Fig. 15.

We start to define the voltages across the capacitors at the end of phase 1 and of phase 2, indicated with the superscript "(1)" and "(2)", respectively.

$$V_{CS}^{(1)} = V_R^{(1)} - V_1^{(1)}; (17)$$

$$V_{CA}^{(1)} = V_n^{(1)} - V_R^{(1)};$$
(18)

$$V_{CF}^{(1)} = V_n^{(1)} - V_{out}^{(1)}.$$
 (19)

$$V_{CS}^{(2)} = V_A^{(2)} - V_2^{(2)}; (20)$$

$$V_{CA}^{(2)} = V_{n}^{(2)} - V_{A}^{(2)}; \tag{21}$$

$$V_{CF}^{(2)} = V_A^{(2)} - V_{out}^{(2)}.$$
 (22)

The charge moved across C_A and C_S from phase 1 to phase 2 are, respectively:

$$\Delta Q_A^{(1\to2)} = 0 \implies V_{CA}^{(1)} = V_{CA}^{(2)} \implies$$
$$= V_A^{(2)} = V_R^{(1)} + V_n^{(2)} - V_n^{(1)};$$
(23)

$$\Delta Q_S^{(1 \to 2)} = C_S \left(V_{CS}^{(2)} - V_{CS}^{(1)} \right) =$$

= $C_S \left(V_A^{(2)} - V_R^{(1)} - V_2^{(2)} + V_1^{(1)} \right)$
= $C_S \left(V_n^{(2)} - V_n^{(1)} - V_2^{(2)} + V_1^{(1)} \right).$ (24)

We observe a CDS action with respect to both V_n in both $\Delta Q_A^{(1 \rightarrow 2)}$ and $\Delta Q_S^{(1 \rightarrow 2)}$:

$$\Delta V_n = V_n^{(2)} - V_n^{(1)}.$$
 (25)

Since $\Delta Q_F^{(1 \to 2)} = -\Delta Q_S^{(1 \to 2)}$, we can calculate the variation of $\Delta V_{CF}^{(1 \to 2)} = V_{CF}^{(2)} - V_{CF}^{(1)}$, as:

$$\Delta V_{CF}^{(1\to2)} = \frac{\Delta Q_F^{(1\to2)}}{C_F} = -\frac{C_S}{C_F} \left(\Delta V_n - V_2^{(2)} + V_1^{(1)} \right).$$
(26)

 $V_{out}^{(2)}$ can now be calculated using (22), (23), (26) and (19):

$$V_{out}^{(2)} = V_A^{(2)} - V_{CF}^{(2)} = V_A^{(2)} - V_{CF}^{(1)} - \Delta V_{CF}^{(1 \to 2)}$$

= $V_R^{(1)} + \Delta V_n - V_n^{(1)} + V_{out}^{(1)}$
+ $\frac{C_S}{C_F} \left(\Delta V_n - V_2^{(2)} + V_1^{(1)} \right)$ (27)

At this point we need to express $V_{out}^{(1)}$ as function of the previous half-phase (2p):

$$V_{CA}^{(2p)} = V_n^{(2p)} - V_A^{(2p)}; (28)$$

$$V_{CF}^{(2p)} = V_A^{(2p)} - V_{out}^{(2p)},$$
(29)

At the same time, we can express (23), for the phase 2p:

$$V_A^{(2p)} = V_R^{(1p)} + V_n^{(2p)} - V_n^{(1p)} = V_R^{(1p)} - \Delta V_n^{(p)}, \quad (30)$$

were $\Delta V_n^{(p)} = V_n^{(2p)} - V_n^{(1p)}$, expresses the CDS action on the previous clock cycle.

The charge moved across C_A from phase 2p to phase 1 is:

$$\Delta Q_A^{(2p \to 1)} = C_A \left(V_{CA}^{(1)} - V_{CA}^{(2p)} \right)$$

= $C_A \left(\Delta V_n^{(1)} - \Delta V_R^{(1)} \right),$ (31)

where we elaborated (28) and (30) and we defined:

$$\Delta V_n^{(1)} = V_n^{(1)} - V_n^{(1p)} \tag{32}$$

80017

$$\Delta V_R^{(1)} = V_R^{(1)} - V_R^{(1p)}.$$
(33)

Since $\Delta Q_F^{(2p \to 1)} = -\Delta Q_A^{(2p \to 1)}$, we can calculate the variation of $\Delta V_{CF}^{(2p \to 1)} = V_{CF}^{(1)} - V_{CF}^{(2p)}$, as:

$$\Delta V_{CF}^{(2p \to 1)} = \frac{\Delta Q_F^{(2p \to 1)}}{C_F} = -\frac{C_A}{C_F} \left(\Delta V_n^{(1)} - \Delta V_R^{(1)} \right).$$
(34)

 $V_{out}^{(1)}$ can be calculated using (19), (34) and (30) as:

$$V_{out}^{(1)} = V_n^{(1)} - V_{CF}^{(1)} = V_n^{(1)} - V_{CF}^{(2p)} - \Delta V_{CF}^{(2p \to 1)}$$

= $V_n^{(1)} - V_A^{(2p)} + V_{out}^{(2p)}$
+ $\frac{C_A}{C_F} \left(\Delta V_n^{(1)} - \Delta V_R^{(1)} \right)$
= $V_n^{(1)} - V_R^{(1p)} + \Delta V_n^{(p)} + V_{out}^{(2p)}$
+ $\frac{C_A}{C_F} \left(\Delta V_n^{(1)} - \Delta V_R^{(1)} \right).$ (35)

This last equation can be used to elaborate (27), previously found:

$$V_{out}^{(2)} = V_{out}^{(2p)} + \frac{C_S}{C_F} \left(V_1^{(1)} - V_2^{(2)} \right) + \left(1 - \frac{C_A}{C_F} \right) \Delta V_R^{(1)} + \left(1 + \frac{C_S}{C_F} \right) \Delta V_n - \Delta V_n^{(p)} + \frac{C_A}{C_F} \Delta V_n^{(1)}.$$
 (36)

Since in modulator of Fig. 5 we are sampling V_{out} at the end of phase 1, we can use (35) expressed at the end of phase 1 of the next clock cycle, *i.e.* phase 1n:

$$V_{out}^{(1n)} = V_n^{(1n)} - V_R^{(1)} + \Delta V_n + V_{out}^{(2)} + \frac{C_A}{C_F} \left(\Delta V_n^{(1n)} - \Delta V_R^{(1n)} \right),$$
(37)

where

$$\Delta V_n^{(1n)} = V_n^{(1n)} - V_n^{(1)}, \tag{38}$$

$$\Delta V_R^{(1n)} = V_R^{(1n)} - V_R^{(1)}.$$
(39)

Finally, using (27) in (37):

$$V_{out}^{(1n)} = V_{out}^{(1)} + \frac{C_S}{C_F} \left(V_1^{(1)} - V_2^{(2)} \right) - \frac{C_A}{C_F} \Delta V_R^{(1n)} + \frac{C_S}{C_F} \Delta V_n + \left(1 + \frac{C_A}{C_F} \right) \Delta V_n^{(1n)}.$$
 (40)

Now considering the coefficients defined in (10), we can calculate the Z-transform of (40) to find (9).

REFERENCES

- M. Dei and X. Muñoz, "Chapter 6—Electrochemical miniaturized devices," in *Micro and Nano Technologies, Micro- and Nanotechnology Enabled Applications for Portable Miniaturized Analytical Systems*, S. Thomas, M. Ahmadi, T. A. Nguyen, A. Afkhami, T. Madrakian, Eds. Amsterdam, The Netherlands: Elsevier, 2022, pp. 109–140, doi: 10.1016/B978-0-12-823727-4.00014-6.
- [2] H. Yu, N. Li, and N. Zhao, "How far are we from achieving self-powered flexible health monitoring systems: An energy perspective," *Adv. Energy Mater.*, vol. 11, no. 9, Mar. 2021, Art. no. 2002646, doi: 10.1002/aenm.202002646.

- [3] A. S. Afroz, D. Romano, F. Inglese, and C. Stefanini, "Towards biohybrid energy harvesting in the real-world: Pushing the boundaries of technologies and strategies using bio-electrochemical and bio-mechanical processes," *Appl. Sci.*, vol. 11, no. 5, p. 2220, Mar. 2021, doi: 10.3390/app11052220.
- [4] F. J. del Campo, "Self-powered electrochemical sensors," Current Opinion Electrochemistry, vol. 41, Oct. 2023, Art. no. 101356, doi: 10.1016/j.coelec.2023.101356.
- [5] I. Jeerapan, J. R. Sempionatto, and J. Wang, "On-body bioelectronics: Wearable biofuel cells for bioenergy harvesting and self-powered biosensing," *Adv. Funct. Mater.*, vol. 30, no. 29, Jul. 2020, Art. no. 1906243, doi: 10.1002/adfm.201906243.
- [6] G. D. Szarka, B. H. Stark, and S. G. Burrow, "Review of power conditioning for kinetic energy harvesting systems," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 803–815, Feb. 2012, doi: 10.1109/TPEL.2011.2 161675.
- [7] S. Carreon-Bautista, L. Huang, and E. Sanchez-Sinencio, "An autonomous energy harvesting power management unit with digital regulation for IoT applications," *IEEE J. Solid-State Circuits*, vol. 51, no. 6, pp. 1457–1474, Jun. 2016, doi: 10.1109/JSSC.2016.2545709.
- [8] U. Wismar, D. Wisland, and P. Andreani, "A 0.2 V 0.44 μW 20 kHz analog to digital ΔΣ modulator with 57 fJ/conversion FoM," in *Proc.* 32nd Eur. Solid-State Circuits Conf., Montreaux, Switzerland, Sep. 2006, pp. 187–190, doi: 10.1109/esscir.2006.307562.
- [9] X. Zhou and Q. Li, "A 160 mV 670nW 8-bit SAR ADC in 0.13μm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf.*, San Jose, CA, USA, Sep. 2012, pp. 1–4, doi: 10.1109/CICC.2012.63 30693.
- [10] A. Catania, A. Ria, G. Manfredini, M. Dei, M. Piotto, and P. Bruschi, "A 150 mV, Sub-1 nW, 0.75%-full-scale INL delta-sigma ADC for power-autonomous sensor nodes," in *Proc. IEEE 48th Eur. Solid State Circuits Conf. (ESSCIRC)*, Milan, Italy, Sep. 2022, pp. 257–260, doi: 10.1109/ESSCIRC55480.2022.9911235.
- [11] K. Niitsu, A. Kobayashi, Y. Nishio, K. Hayashi, K. Ikeda, T. Ando, Y. Ogawa, H. Kai, M. Nishizawa, and K. Nakazato, "A selfpowered supply-sensing biosensor platform using bio fuel cell and low-voltage, low-cost CMOS supply-controlled ring oscillator with inductive-coupling transmitter for healthcare IoT," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 9, pp. 2784–2796, Sep. 2018, doi: 10.1109/TCSI.2018.2791516.
- [12] E. J. Carlson, K. Strunz, and B. P. Otis, "A 20 mV input boost converter with efficient digital control for thermoelectric energy harvesting," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 741–750, Apr. 2010, doi: 10.1109/JSSC.2010.2042251.
- [13] S. Jeong, Y. Chen, T. Jang, J. Tsai, D. Blaauw, H.-S. Kim, and D. Sylvester, "21.6 A 12nW always-on acoustic sensing and object recognition microsystem using frequency-domain feature extraction and SVM classification," in *Proc. IEEE Int. Solid-State Circuits Conf.* (*ISSCC*), San Francisco, CA, USA, Feb. 2017, pp. 362–363, doi: 10.1109/ISSCC.2017.7870411.
- [14] M. Konijnenburg, R. van Wegberg, S. Song, H. Ha, W. Sijbers, J. Xu, S. Stanzione, C. van Liempd, D. Biswas, A. Breeschoten, P. Vis, C. Van Hoof, and N. Van Helleputte, "22.1 A 769μW battery-powered single-chip SoC with BLE for multi-modal vital sign health patches," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2019, pp. 360–362, doi: 10.1109/ISSCC.2019.8 662520.
- [15] P. D. Hung, Y. Park, S.-J. Kweon, T. Lee, H. Jeon, S.-T. Koh, I. Cho, J.-B. Yoon, I. Park, C. Kim, S. Ha, and M. Je, "A self-powered wireless gas sensor node based on photovoltaic energy harvesting," in *Proc. Symp. VLSI Circuits*, Kyoto, Japan, Jun. 2021, pp. 1–2, doi: 10.23919/VLSICircuits52068.2021.9492499.
- [16] Y. Chae and G. Han, "Low voltage, low power, inverter-based switchedcapacitor delta-sigma modulator," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 458–472, Feb. 2009, doi: 10.1109/JSSC.2008.2010973.
- [17] A. F. Yeknami, F. Qazi, and A. Alvandpour, "Low-power DT ΔΣ modulators using SC passive filters in 65 nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 2, pp. 358–370, Feb. 2014, doi: 10.1109/TCSI.2013.2278346.
- [18] A. F. Yeknami, X. Wang, I. Jeerapan, S. Imani, A. Nikoofard, J. Wang, and P. P. Mercier, "A 0.3-V CMOS biofuel-cell-powered wireless glucose/lactate biosensing system," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3126–3139, Nov. 2018, doi: 10.1109/JSSC.2018.2869569.

- [19] A. Catania, L. Benvenuti, A. Ria, G. Manfredini, M. Piotto, and P. Bruschi, "A 2 nW 0.25 v 140 dB-FOM inverter-based first order ΔΣ modulator," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 9, pp. 1514–1518, Sep. 2020, doi: 10.1109/TCSII.2020.3005232.
- [20] L. H. C. Ferreira and S. R. Sonkusale, "A 0.25-V 28-nW 58-dB dynamic range asynchronous delta sigma modulator in 130-nm digital CMOS process," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 5, pp. 926–934, May 2015, doi: 10.1109/TVLSI.2014.2330698.
- [21] T. Kulej, F. Khateb, and L. H. C. Ferreira, "A 0.3-V 37-nW 53-dB SNDR asynchronous delta-sigma modulator in 0.18-μm CMOS," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 2, pp. 316–325, Feb. 2019, doi: 10.1109/TVLSI.2018.2878625.
- [22] C. Kim, S. Joshi, H. Courellis, J. Wang, C. Miller, and G. Cauwenberghs, "A 92dB dynamic range sub-muVrms-noise 0.8µW/ch neural-recording ADC array with predictive digital autoranging," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, 2018, pp. 470–472, doi: 10.1109/ISSCC.2018.8310388.
- [23] B. E. Boser and B. A. Wooley, "The design of sigma-delta modulation analog-to-digital converters," *IEEE J. Solid-State Circuits*, vol. SSC-23, no. 6, pp. 1298–1308, Dec. 1988, doi: 10.1109/4.90025.
- [24] O. Oliaei, "Sigma-delta modulator with spectrally shaped feedback," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 50, no. 9, pp. 518–530, Sep. 2003, doi: 10.1109/TCSII.2003.815023.
- [25] S. Zeller, C. Muenker, R. Weigel, and T. Ussmueller, "A 0.039 mm² inverter-based 1.82 mW 68.6 dB-SNDR 10 MHz-BW CT-ΔΣ-ADC in 65 nm CMOS using power- and area-efficient design techniques," *IEEE J. Solid-State Circuits*, vol. 49, no. 7, pp. 1548–1560, Jul. 2014, doi: 10.1109/JSSC.2014.2321063.
- [26] J. Wagner, M. A. Mokhtar, and M. Ortmanns, "Automated design of sigma-delta modulators with FIR feedback," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Austin, TX, USA, May 2022, pp. 571–575, doi: 10.1109/ISCAS48785.2022.9937222.
- [27] S.-H. Liao and J.-T. Wu, "A 1-V 175-μ w 94.6-dB SNDR 25-kHz bandwidth delta-sigma modulator using segmented integration techniques," *IEEE J. Solid-State Circuits*, vol. 54, no. 9, pp. 2523–2531, Sep. 2019, doi: 10.1109/JSSC.2019.2925273.
- [28] X. Chen, Z.-G. Wang, and F. Li, "A 3rd-order 1-bit Σ-Δ modulator with a 2-tap FIR filter embedded," *IEICE Electron. Exp.*, vol. 16, no. 19, 2019, Art. no. 20190365, doi: 10.1587/elex.16.20190365.
- [29] Z. Yang, L. Yao, and Y. Lian, "A 0.7-V 100-μW audio delta-sigma modulator with 92-dB DR in 0.13-μm CMOS," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Rio de Janeiro, Brazil, May 2011, pp. 2011–2014, doi: 10.1109/ISCAS.2011.5937990.
- [30] J. Cisneros-Fernández, F. Serra-Graells, L. Terés, and M. Dei, "A compact switched-capacitor multi-bit quantizer for low-power high-resolution delta-sigma ADCs," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Florence, Italy, May 2018, pp. 1–5, doi: 10.1109/ISCAS.2018.8351335.
- [31] A. Meurer, "SymPy: Symbolic computing in Python," *PeerJ Comput. Sci.*, vol. 3, p. e103, May 2017, doi: 10.7717/peerj-cs.103.
- [32] R. Schreier. (Dec. 14, 2023). Delta Sigma Toolbox, MATLAB Central File Exchange. [Online]. Available: https://www.mathworks. com/matlabcentral/fileexchange/19-delta-sigma-toolbox
- [33] K. Nagaraj, J. Vlach, T. R. Viswanathan, and K. Singhal, "Switchedcapacitor integrator with reduced sensitivity to amplifier gain," *Electron. Lett.*, vol. 22, no. 21, p. 1103, Oct. 1986, doi: 10.1049/el:19860756.
- [34] R. Schreier, J. Silva, J. Steensgaard, and G. C. Temes, "Design-oriented estimation of thermal noise in switched-capacitor circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 11, pp. 2358–2368, Nov. 2005, doi: 10.1109/TCSI.2005.853909.
- [35] L. Benvenuti, A. Catania, G. Manfredini, A. Ria, M. Piotto, and P. Bruschi, "Design strategies and architectures for ultra-low-voltage deltasigma ADCs," *Electronics*, vol. 10, no. 10, p. 1156, May 2021, doi: 10.3390/electronics10101156.
- [36] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, 3rd ed. Cambridge, U.K.: Cambridge Univ. Press, 2021.
- [37] A. Catania, M. Cicalini, M. Dei, M. Piotto, and P. Bruschi, "Performance analysis and design optimization of parallel-type slew-rate enhancers for switched-capacitor applications," *Electronics*, vol. 9, no. 11, p. 1949, Nov. 2020, doi: 10.3390/electronics9111949.



ALESSANDRO CATANIA (Senior Member, IEEE) was born in Pisa, Italy, in 1993. He received the master's degree in electronic engineering from the University of Pisa, Pisa, in 2016, and the Ph.D. degree in electronic engineering from the Department of Information Engineering, University of Pisa, in 2020, with a focus on the design of advanced analog-to-digital converters and ultralow-voltage/ultra-low-power analog circuits for sensor interfacing. He is currently a Research

Fellow with the Department of Information Engineering, University of Pisa. His research interests include the design of electrical circuits for harsh environments and miniaturized systems for implantable biomedical devices.



FRANCESCO GAGLIARDI (Student Member, IEEE) was born in Pisa, Italy, in 1997. He received the B.Sc. and M.Sc. degrees in electronic engineering from the University of Pisa, Italy, in 2019 and 2021, respectively, where he is currently pursuing the Ph.D. degree in information engineering with the Department of Information Engineering. His research activity regards low-power mixed-signal integrated sensor interfaces, focusing on voltage and current reference design, low-distortion sine-

wave synthesis on-chip, high-accuracy DACs, front-ends for image sensors, and optimized OTA designs.



MASSIMO PIOTTO (Member, IEEE) received the Laurea degree in electronic engineering and the Ph.D. degree in electronic, computer, and telecommunication engineering from the University of Pisa, Italy, in 1996 and 2000, respectively. Since 2018, he has been an Associate Professor with the Department of Information Engineering, University of Pisa. His research interests include the design of integrated sensors and actuators, the development of MEMS, and the design of

electronic circuits for sensor interfacing. From 2001 to 2017, he was a Researcher of the Italian National Research Council.







dell'Informazione with the University of Pisa, as a Research Fellow. His research interests include low-power mixed-signal integrated circuits and wearable systems.

•••

Open Access funding provided by 'Università di Pisa' within the CRUI CARE Agreement