

Received 30 April 2024, accepted 18 May 2024, date of publication 31 May 2024, date of current version 7 June 2024.

Digital Object Identifier 10.1109/ACCESS.2024.3407831

RESEARCH ARTICLE

New Interleaved-Input Double Float-Output DC/DC Converter Topology for Battery-Based EVs: Design, Modeling, Analysis and Experimental Implementation

AB[D](https://orcid.org/0000-0002-0854-4411)ELSALAM A. AHMED^{®1}, AMEL BENMOUNA^{2,3}, (Member, IEEE), MOHAMED BECHERIF², MICKAEL HILAIRET⁴, (Member, IEEE), AND AMEENA SAAD AL-SUMAITI^{®[5](https://orcid.org/0000-0002-7742-8596)}, (Senior Member, IEEE)

¹Laboratory of EV/HEV Technology, Department of Electrical Power and Machines Engineering, Faculty of Engineering, Tanta University, Tanta 31527, Egypt ²CNRS, FEMTO-ST Institute, FCLAB, University Bourgogne Franche-Comté, UTBM, 90010 Belfort, France

³School of Business and Engineering, ESTA Belfort, 90000 Belfort, France

⁴CNRS, FEMTO-ST Institute, FCLAB, University Bourgogne Franche-Comté (UBFC), 90010 Belfort, France

⁵Advanced Power and Energy Center, Department of Electrical and Computer Engineering, Khalifa University, Abu Dhabi, United Arab Emirates

Corresponding authors: Abdelsalam A. Ahmed (abdelsalam.abdelsalam@f-eng.tanta.edu.eg) and Ameena Saad Al-Sumaiti (ameena.alsumaiti@ku.ac.ae)

The work of Abdelsalam A. Ahmed was supported in part by Egypt-France Cooperation Program [Science and Technology Development Fund (STDF) - French institute of Egypt (IFE)]–Ministry of Higher Education of the Arab Republic of Egypt under Grant 4220, in part by Khalifa University as part of KKJRC-2019-Trans 2 Award, and in part by ASPIRE through the ASPIRE Virtual Research Institute (VRI) Program under Award VRI20-07.

ABSTRACT Matching between low-voltage high-current capacity battery/fuel cell with high-voltage lowcurrent motors in electric vehicles (EVs) requires paralleling-connection multi-stage power electronic converter with accurate modeling and control system. For high-voltage low-current drives of EVs with high-boosting/bucking gain, single-stage single-arm DC/DC converters suffer from unstable output voltage and the impractical choice of charging/discharging elements. Therefore, a multi-stage multi-arm DC/DC converter is researched to solve the problems of high boosting/bucking gain and minimized the voltage and current ripples. This paper presents parametric sizing, dynamic modeling, and analysis of all logical operational modes for a new high-gain DC/DC converter suitable for deployment in EV applications. The proposed topology composes of three-stage interleaved-input composed of cascaded two stages and double float-output as a third stage with bidirectional current capability. In this study, parametric design, and sizing for the three stages are performed according to the prerequisite ratings. Then, an analysis is conducted on rules of operating the DC/DC converter along with a discussion on considerations taken into account for such a critical design. An investigation of the dynamic behavior of the suggested DC/DC converter is carried out through a state-space model with switches' states. Furthermore, a simulation and measurement-based validation of the derived mathematical models are conducted. The theoretical based analysis, design, and boosting gains are confirmed through a constructed and tested prototype given data on power supply and load utilization. A discussion on the choice of semiconductor equipment and reactive elements is provided for the proposed DC/DC converter. The experimental results show that the three stages can be used in a separate mode or in a cascaded booster.

INDEX TERMS DC-DC converters, double float-output converter, battery pack, voltage regulation, electric vehicles, interleaved boost converter.

NOMENCLATURE
DC/DC Direct Direct current/direct current.

D Duty ratio. EV Electric vehicles.

 2024 The Authors. This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/ VOLUME 12, 2024

I. INTRODUCTION

A. MOTIVATION

Usually, electric vehicles (EVs) are driven by high voltage AC or DC motors (HVMs). A high voltage amplification is mandated as batteries and fuel cells are of comparatively high current level output and low voltage level output. Hence, the HVM needs a step-up DC/DC converter for transforming the source voltage to a desired DC-bus voltage and reduced source ripple current [\[1\]. Fi](#page-19-0)gure [1](#page-1-0) describes a chart for an EV driven by a low voltage battery and high gain boosting converter to feed HVMs. It shows the position of the proposed DC-DC converter for boosting the low battery voltage to a high voltage to feed the DC or AC motors.

FIGURE 1. Overview of the studied system.

When the power level of the load rises, the consideration of a single-stage power converter is insufficient. Thus, deploying a parallel DC/DC power circuits considering an interleaved method can offer enhanced functionality [\[2\]. Th](#page-19-1)e simple boost chopper topology would not have made it possible to respond to the issues identified by the specification drawings in the context of fuel cell and battery applications. Indeed, it has many drawbacks such as: (i) low compactness due to the weight and volumes of the passive elements, (ii) high current ripple, and (iii) sensitivity to faults.

B. LITERATURE SURVEY

Like the proposed converter, the authors in [\[3\],](#page-19-2) [\[4\], an](#page-19-3)d [\[5\]](#page-19-4) developed a boost-based high step-up DC/DC converter topology but without the advantages of the cascaded gain

and interleaved phases. Also, reference [\[6\]](#page-19-5) presented how to design, model, and control an isolated DC/DC three-port converter considering an interleaved-boost full-bridge converter. The authors in [7] [tre](#page-19-6)ated the topology of one stage interleaved DC/DC boost converter of three legs, with H infinity control technique to insure the stability of the system. The paper of [8] [has](#page-19-7) studied a non-isolated interleaved boost topology allowing to boost the voltage from 24V to 480V. However, here with the proposed topology, the voltage can be boosted with a high gain from 20V to 600V and the current could be managed as bidirectional flow. The study of [\[9\]](#page-19-8) has addressed the converter topology based on isolated buck-boost with single stage power convergence. In this structure, a high-frequency bridgeless-interleaved boost rectifier is suggested for a voltage output of 380V. In [\[10\],](#page-19-9) a topology of interleaved converter based on a zero-voltage switching-zero-current switching is studied. In this topology, only one stage interleaved DC/DC boost converter with two legs was adopted. The suggested structure was validated on prototype for output voltage of 1.2kW. Authors in [\[11\]](#page-19-10) have presented an interleaved converter based on three-input DC/DC boost converter (two sources and battery within them as storage device). The suggested topology has a single stage with two legs to able to step up the output voltage until 350V.

Numerous converter configurations are introduced in the literature. The switched capacitor based multistage step-down converter was introduced in [\[12\]. S](#page-19-11)uch a converter does not serve as a sufficient remedy for the power train when targeting fuel cell applications. Nevertheless, the converter is useful in driving the low voltage deluxe vehicles' loads. In [\[13\], a](#page-19-12) triple-switch-triple-mode high step-up converter was presented with an extended range of duty cycle through the incorporation of an extra switch in the circuit of the converter. In this reference, a high voltage conversion ratio was attained excluding the use of a transformer, coupled inductor, and multiple stages of switched capacitors. However, this topology was experimentally tested at small power ratings of 100W and 500W. Moreover, no interleaved phases produce high ripples in the input currents. In [\[14\], a](#page-19-13) four-phase interleaved buck-boost converter was analyzed and designed with modified load connection to activate the fuel cell. Although this converter was implemented for high current applications, the prototype was only tested in buck mode with low voltage gain. Also, a three-phase interleaved DC/DC boost converter was shown in [\[15\]. H](#page-19-14)owever, this work focused only on designing an online integral reinforcement learning based data-driven control method for a single-stage low-gain DC/DC converter. The authors in [\[16\]](#page-19-15) proposed an interleaved high step-up DC/DC converter with coupled inductor and built-in transformer when renewable energy is used. In this reference, two double-winding and one triple-winding are combined with a switched-capacitor voltage multiplier cells to attain a high-voltage gains in the absence of extreme duty cycles. However, existing two more degrees of freedom -in addition to duty cycle- leads to big challenge in control stage. Moreover, in that reference, the one stage DC/DC

converter is implemented in very low power rating (40W-200W) with a voltage deviation from the ideally calculated values that is a result of the circuit's parasitic elements. Another effort was made in [\[17\]](#page-19-16) to introduce a three-phase interleaved buck-boost converter with a reduction in power electronics. However, the converter was implemented with maximum voltage gain of 3 in a low power rating of 375W.

To overcome the above-mentioned drawbacks, a series of multi-cellular topologies with paralleling of phases and cascaded stages of interleaved boost converters has been suggested and researched. Regarding this topic, several converter topologies have been investigated for different applications. Reference [\[18\]](#page-19-17) presents a simple multiphase interleaved boost fuel cell (FC) converter for relevant applications of DC microgrids. Cascaded stages interleaved and/or floatingoutput DC/DC converter topologies were investigated for increasing the voltage gain and improving the current/voltage shapes. Two DC/DC stages (interleaved boost converter with reduced input current ripple and a series resonant converter) were presented in [\[19\]. I](#page-19-18)n which, by analytic investigation, a pre-estimation of the converter's efficiency was shown and a method for calculating the current ripple of multi-phase interleaved converters was presented. Other topologies of two floating type high-gain transformer-less boost converter topologies, including floating double-interleaved dual boost (FDIDB) converter and floating double boost double stage boost (FDBDSB) converter, have been presented in [\[20\].](#page-19-19) Also, reference [\[21\]](#page-19-20) has analyzed, designed, and presented key converter waveforms operating in the continuous conduction mode of an interleaved boost-derived converter topology. A two-phase interleaved DC/DC converter of [\[22\]](#page-20-0) was used to control the DC-bus voltage in a permanent magnet synchronous motor (PMSM) drive system.

The operation has incorporated three modes, i.e., buck, boost, and regenerative buck modes of operation. Twoleg interleaved bidirectional front-end DC/DC buck–boost converter was controlled with a three-phase inverter for driving PMSM in [\[23\].](#page-20-1) In depth analysis on the rating, designing the components of the circuit and appropriately controlling the interleaved converter were conducted. Moreover, a robust voltage tracking error cancelation controller was set. The control of the four phases interleaved boost converter was made through an artificial neural network controller in [\[24\]](#page-20-2) to assure the output voltage level at the targeted reference value when inputs parameters of the FC (e.g., fuel flow rate, the pressure, the air supply pressure, and the temperature of the working environment) are strongly fluctuating.

Various configurations of the converter have been studied given the multiple boosting stages with no transformer and coupled inductors. The efforts of the researchers continued to survey several topologies of DC/DC non-isolated in [\[25\]](#page-20-3) for unidirectional power flow in fuel cell-based vehicles. The design of DC/DC multistage power converter topologies with many boosting stages together with conventional DC/DC converter for satisfying the high voltage load demand and

enhancing the reliability, efficiency and attaining small size of the system has been shown in [\[25\].](#page-20-3)

Multi-stage interleaved DC/DC converters could be efficiently used for connecting the EVs to the grid with the availability of charge and discharge operations. In the literature, the authors in [\[26\]](#page-20-4) proposed a robust game-theoretic approach to optimize the BESS capacity and energy consumption for multi-microgrid considering the uncertainty of PV-WT generation. The main contribution was to predict the charging and discharging power of the battery and, therefore, a Markov Decision Process model of random variables was established and then, a robust game-theoretic optimization model was established for MMG's economical operation by considering the renewable based DGs uncertainty. In [\[27\],](#page-20-5) managed charging and vehicle-to-grid (V2G) scenarios are proposed to evaluate the system reliability concerning the stochastic modeling of PHEVs, renewable resources, availability of devices, etc. with bidirectional-power-conversion technologies.

C. CONTRIBUTION OF THE PAPER

This paper presented a suggested DC/DC converter applicable for FC/battery hybrid EVs, considering an interleaved and cascaded structure. The paper presented the following contributions:

- • Design the proposed converter with analyzing its characteristics, operating modes and analyzed them in detail along with modelling the system under study.
- • All the published research efforts assumed a fluctuationfree input voltage wave even from a battery or fuel cell modules. On the contrary, the suggested converter topology has considered the variation of input voltage.
- The suggested converter has the below merits for EVs applications fed by battery/FC:
	- \checkmark Sharing of high input currents produced by input interleaved stage.
	- \checkmark Sharing of high output voltage produced by output double float stage.
	- \checkmark Redundancy of current paths and voltage terminals.
	- Minimizing of the input current and output voltage fluctuations.

The content structure of this paper is as follows: a functional study as well as a very detailed description of the proposed topology content are presented in section [II.](#page-2-0) Then, in section [III,](#page-6-0) the different theoretical parts (modes of operation) will be studied. Finally, in section [IV,](#page-11-0) simulations and implementation based on experiment are presented for validating the dynamic and steady state behavior of the proposed DC/DC converter.

II. DESIGN OF INTERLEAVED-INPUT DOUBLE FLOAT-OUTPUT DC/DC CONVERTER TOPOLOGY

A. CONCEPT OF INTERLEAVED CONVERTERS

The interleaving concept for this converter is made of a connection of a number *n* of DC/DC boost converters connected in parallel and in share of the same common output DC bus

FIGURE 2. Topology of the suggested three-stage DC/DC converter.

TABLE 1. Given values of the proposed 4.8 kW DC/DC converter.

Li-ion battery pack	1 st Interleaved converter	2 nd Interleaved converter	3 rd Float converter
Open-circuit voltage, $\bar{V}_R = 24V$	Output voltage, $\bar{V}_{\text{col}} = 90 V$	Output voltage $\bar{V}_{co2} = 250 V$	Output voltage $\bar{V}_o = 600 V$
Input current $\bar{I}_R = 200A$	Output current $\bar{I}_{01} = 44.44A$.	Output current $I_{02} = 16A$	Load current $\bar{I}_L = \bar{I}_o = 6.78A$
Energy = $(7*3.2V)$ $(2*40Ah) = 1792Wh$.	Efficiency $\eta_1 = 91\%$.	Efficiency $\eta_2 = 95\%$	Efficiency $\eta_3 = 97\%$
$P_R = 4.8 \text{ kW}$	P_{01} = 4370 W	P_{02} = 4150 W	$Po = 4000 W$

to distribute the current on *n* arms. This interleaving allows splitting the high input current in parallel and consequently reducing the costly and volumetric inductances and wires. In one concern, to respect the rules of interconnection of sources, it is imperative to shift the orders of control of the power switches according to the number of converter arms. The offset is equal at T_{sw}/n where T_{sw} represents the switching period of the converter and *n* represents the number of arms in the DC/DC converter.

This interleaved boost topology has many advantages over a simple boost chopper topology: (1) the size and volume of the passive elements are reduced, (2) the input current ripple is largely attenuated, and it can even be cancelled for a certain value of duty cycle, (3) the frequency of the input current ripple is raised, (4) the converter is modular and thus, enhancing the system reliability as a matter of the availability of a degree of freedom and increasing the power of converter thanks to phases' parallel connection, (5) thermal management is easy i.e., a better thermal distribution, (6) phase paralleling allows to reduce the fluctuation of the source current, and (7) finally, this topology offers the possibility of achieving high power with standard components of lower caliber. This therefore also makes it possible to reduce design costs.

B. STRUCTURE OF A NEW CONVERTER TOPOLOGY WITH HIGH TRANSFORMATION RATIO

The structure of the new interleaved-input double-float output DC/DC converter (IIDFOC) is demonstrated in Fig. [2.](#page-3-0) It shows the circuit topology of the three-stage DC/DC converter with interleaved input-parallel at the first and second stages and float output-double connection at the third stage. This topology allows a bidirectional current flow in regenerative mode to recharge the battery or supercapacitor. It is designed for a very high transformation ratio DC/DC boost converter for fuel cell/battery or supercapacitor applications.

Static converters used in battery systems are subject to many constraints. This converter, therefore, meets stringent specifications in terms of compactness, current ripple, transformation ratio, and energy performance. Indeed, to optimize the life and performance of the battery, it is essential to ensure a current with as little ripple as possible. For this, the inductors of the converter have been judiciously dimensioned to respond to this problem. The current constraints on the power components of the assembly are enormous due to the low 24V input voltage for an active power of 4.8kW. This corresponds to a current of 200A passing through the input of the first interleaved boost converter. For the sake of reducing the size

of the components and the space between them, a multi-stage topology of interconnected converters was retained.

The interleaving notion is assured through connecting in parallel the two modules at the input side and phase shifted control of (S_{T2} and S_{T4}) switches and (S_{T6} and S_{T8}) switches for $1st$ and $2nd$ stages, respectively. High voltage gain is attained through connecting in-series the two modules at the output side. The input source of the third stage (voltage across capacitor C_{02}) is as well always in in-series connection with (*Co*³ and *Co*4). Considering the in-series connection at the output side leads to a reduction in the whole output voltage ripple. This last merit promotes this topology to be the last stage of the presented converter.

The first stage includes an input voltage source V_B , two inductors L_1 , L_2 , four switches S_{T1} , S_{T2} , S_{T3} , S_{T4} four diodes D1, D2, D3, D4 and DC link capacitors C_1 . Second stage includes an input voltage source Vco1, two inductors *L*3, *L*4, four switches S_{T5} , S_{T6} , S_{T7} , S_{T8} four diodes D_5 , D_6 , D_7 , *D*⁸ and DC link capacitor *C*2. Third stage includes an input voltage source V_{co2} , two inductors L_5 , L_6 , four switches S_T ⁹, *S*_{*T*10}, *S*_{*T*11}, *S*_{*T*12} four diodes *D*₉, *D*₁₀, *D*₁₁, *D*₁₂ and two DC link capacitors C_3 and C_4 and an equivalent load resistor R_L .

The new topology has the following benefits: (1) two arms: to decrease the ratings, decrease the ripples, duplicates the switching frequency for the same modulator, and provides redundant paths; (2) three-stage: to provide a very high voltage gain, lower ratings, and low relatively overall price; (3) bidirectional: for achieving regenerative braking, buck and boost operations; (4) multi devices: causes lower rating of power switches and redundant at high current side; and (5) float potential: gives benefits containing interleaving besides larger gain value for the whole converter; and furthermore, reduces voltage constraints at the level of power switches.

C. DESIGN, RATINGS, AND SYSTEM VARIABLES

Table [1](#page-3-1) lists the input rating as well as the output rating of the proposed DC/DC converter. The design is based on the given power rating in the table i.e., overall efficiency is considered as 84 %.

1) INTERLEAVED (STAGE 1)

According to the given data in Table [1,](#page-3-1) the set values of \bar{V}_B = $24V, \bar{V}_{co1} = 90V$, current fluctuation in each inductor is set at $\overline{\Delta I_{L12}} = 20A, \eta_1 = 91\%, \overline{P}_{o1} = 4.37kW, \overline{I}_B = 200A,$ $I_{L1} = I_{L2} = 100A$, and switching frequency of $F_{sw} = 10kHz$ are used to determine the minimum value of inductances and capacitances. To allow both boost and buck converters all operating under continuous current mode (CCM) with common energy storage inductor, the minimum value of the duty should be set as

$$
\bar{D}_1 = 1 - \frac{V_{in}}{V_{out}} = 1 - \frac{\bar{V}_B}{\bar{V}_{col}} = 1 - \frac{24}{90} = 0.73. \tag{1}
$$

According to the selected duty, the inductances of the coils of

$$
L_1 = L_2 = \frac{\bar{V}_B \bar{D}_1}{\Delta \bar{I}_{L12} F_{sw}} = \frac{24 \times 0.73}{20 \times 10^4} \approx 80 \mu H \tag{2}
$$

are chosen and it is installed in the setup system. For the same given set values, the equivalent load resistance of R_{Lo1} = $\frac{\tilde{V}_{\text{col}}^2}{P_{\text{ol}}} = \frac{90^2}{4370} = 1.85 \Omega$ could be applied at the terminals B1B2 of first stage. Then, the equivalent capacitor is selected with a deviation 5% of output voltage i.e., $\Delta V_{col} = 4.6V$ as

$$
C_{o1} = \frac{\bar{V}_{co1}\bar{D}_1}{\Delta \bar{V}_{co1}R_{dc}F_{sw}} = \frac{90 \times 0.73}{4.6 \times 1.85 \times 10^4} = 770 \mu F. (3)
$$

In the setup system, three capacitors with $C_{11} = C_{12}$ $C_{13} = \frac{C_{o1}}{3} \cong 260 \mu F$ are installed in parallel.

2) INTERLEAVED (STAGE 2)

By the same way, according to the given data in Table [1,](#page-3-1) the specified and considered values of input voltage $\bar{V}_{co1} = 90V$, output voltage $\bar{V}_{co2} = 250V$, current fluctuation $\bar{\Delta}i_{L34} =$ 26 of input current, $\eta_2 = 95\%$, output power $\bar{P}_{o2} = 4.15k$, $\overline{I}_{L3} = \overline{I}_{L4} = 22.22A$, and switching frequency $F_{sw} = 10kHz$ are used to determine the inductances for the second stage. To allow the boost converter as well as the buck converter operate under the CCM with common storage inductor, the minimum value of the duty should be set as

$$
\bar{D}_2 = 1 - \frac{\bar{V}_{co1}}{\bar{V}_{co2}} = 1 - \frac{90}{250} = 0.64
$$
 (4)

According to the selected duty, the inductance of the coil of

$$
L_3 = L_4 = \frac{\bar{V}_{co1}\bar{D}_2}{\bar{\Delta}I_{L34}F_{sw}} = \frac{90 \times 0.64}{26 \times 10^4} \approx 220 \mu H \tag{5}
$$

is chosen. From simulations, $\Delta i_{L3} = \Delta i_{L4} \approx 50\%$ of the inductor current is observed. For the same given ratings, the second stage equivalent load resistance of $R_{Lo2} = \frac{\bar{V}_{co2}^2}{P_o^2}$ $\frac{250^2}{4150}$ = 15.06 Ω . Then, the equivalent capacitor is determined in this design, $\Delta \bar{V}_{co2} = 2 \text{ V}$ is considered.

$$
C_{o2} = \frac{\bar{V}_{co2} \bar{D}_2}{\Delta \bar{V}_{co2} R_{Lo2} F_{sw}} = \frac{250 \times 0.64}{2 \times 15.06 \times 10^4} = 512 \mu F. (6)
$$

In the setup, two capacitors with $C_{21} = C_{22} = \frac{C_{o2}}{2} \approx 260\mu$ are installed in parallel.

3) FLOAT (STAGE 3)

In float potential double boosting stage, the current and volt-age ripples are chosen by same way in [\[28\]. I](#page-20-6)n this structure, the input voltage \bar{V}_{co2} equals to 250 V and the output voltage \bar{V}_o equals to 600 V and η_3 = 97%. Therefore, for the given input and output voltages, the duty is estimated as [\(7\).](#page-4-0) In all modes of operation, both capacitors are placed in series connection with the voltage source. The voltage across capacitors is expressed as in terms of input and output voltages as $\bar{V}_{co3} + \bar{V}_{co4} = \bar{V}_{o} + \bar{V}_{co2} = 600 + 250 = 850V$. So, the voltage across each capacitor is set as $\bar{V}_{co3} = \bar{V}_{co4} = 425V$.

$$
\bar{D}_3 = 1 - \frac{\bar{V}_{co2}}{\bar{V}_{Co3}} = 1 - \frac{250}{425} = 0.41.
$$

$$
\bar{D}_4 = 1 - \frac{\bar{V}_{co2}}{\bar{V}_{Co4}} = 1 - \frac{250}{425} = 0.41.
$$
 (7)

By referring to Fig. [1](#page-1-0) and considering the Kirchhoff's current law at the input side and, one has $\bar{I}_{L6} = \bar{I}_0 + \bar{I}_1$ and $I_{L01} = I_{L5} + I_1$. Then the input current is I_{L01} $\overline{I}_{L5} + \overline{I}_{L5} - \overline{I}_0$. Therefore, the current of each inductor is $\overline{I_{LS}} = \overline{I}_{LS} = \frac{1}{2} (\overline{I}_{Lo1} + \overline{I}_0) = \frac{1}{2} (16 + 6.667) = 11.33A.$ Current fluctuation in these inductors is taken as ΔI_{LS} = ΔI_{L6} = 10A. The equivalent capacitor is selected with a deviation 1% of output voltage i.e., $\Delta \bar{V}_o = 6V$ When the duty ratio $\bar{D}_3 = \bar{D}_4$ (= 0.41) < 0.5, the inductors and capacitor are calculated as (8) and (9) respectively.

$$
L_5 = L_6 = \frac{2(\bar{V}_o - \bar{V}_{co2})(0.5 - \bar{D}_3)}{\Delta \bar{I}_{LS} F_{sw}}
$$

=
$$
\frac{2 \times (600 - 250)(0.5 - 0.41)}{10 \times 10^4} \approx 700 \mu H
$$
 (8)

$$
C_{o3} = \frac{2\bar{l}_o \bar{D}_3 (0.5 - \bar{D}_3)}{\Delta V_{co3} F_{sw}} = \frac{2 \times 6.667 \times 0.41 (0.5 - 0.41)}{6 \times 10^4}
$$

\n
$$
\approx 8 \mu F.
$$

$$
C_{o4} = \frac{2I_o\bar{D}_4(0.5 - \bar{D}_4)}{\Delta V_{co4}F_{sw}} = \frac{2 \times 6.667 \times 0.41(0.5 - 0.41)}{6 \times 10^4}
$$

\n
$$
\approx 8\mu F.
$$
\n(9)

Four capacitors with minimum capacitances of C_{31} = $C_{32} = \frac{C_{o3}}{2} = 4\mu F$, and $C_{41} = C_{42} = \frac{C_{o4}}{2} = 4\mu F$ are connected in the floated output such that each two capacitors are in parallel. Load equivalent resistance is $R_L = \frac{V_o^2}{P_o}$ $\frac{600^2}{4000}$ $= 90\Omega$. However, in experimental installation and in simulations, four capacitors with $260\mu F$ are fixed (each two in parallel) and four inductors are fixed (each two in series) to give $L_5 = L_6 = 724 \mu H$, as demonstrated in Table [2.](#page-5-2)

TABLE 2. Specifications of the suggested DC/DC converter.

D. INPUT CURRENT RIPPLE

1) BOOST INTERLEAVED STAGES 1 AND 2

In a single-phase DC/DC converter, inductor current ripples match and can be observed with the boost converter mode and duty ratio D as (10) [\[23\].](#page-20-1)

$$
\Delta i_{L_{in-1}} = \frac{V_{in}D}{L_{in}F_{sw}} = \frac{V_o D(1 - D)}{L_{in}F_{sw}}
$$
(10)

The maximum value of the result in (10) takes place at $D = 0.5$ as

$$
\Delta i_{L_{in-1-max}} = \frac{V_o}{4L_{in}F_{sw}}.\tag{11}
$$

VOLUME 12, 2024 77875

Per unit trend of inductor current ripples as a function of *D* can be defined by

$$
\Delta i_{L_{in-1-pu}} = \frac{\Delta i_{L_{in-1}}}{\Delta i_{L_{in-1-max}}},\tag{12}
$$

and it is provided in Fig. [3](#page-5-4) by a solid line. Through the deployment of the interleaving method, another current ripple ratio should be defined. Equation [\(13\)](#page-5-5) provides a description of the ratio of the current ripple in a converter with *N* phases $\Delta i_{L_{in-N}}$ and a single-phase converter's current ripple Δi ^{*Li*_{*in*−1}</sub>, [\[19\]:](#page-19-18)}

$$
F_{L_{in-N}} = \frac{\Delta i_{L_{in-N}}}{\Delta i_{L_{in-1}}} = \frac{(ND - (x - 1))(x - ND)}{ND (1-D)},
$$
 (13)

where $\frac{x-1}{N}$ < *D* < $\frac{x}{N}$, $x = 1, 2, ..., N$. For $N = 2$ to $N = 4$, the behavior of $F_{L_{in-N}}$ is given in Fig. [4.](#page-6-1)

The resulting current ripple in multiple phases interleaved boost converter $\Delta i_{L_{in-N}}$ is

$$
\Delta i_{L_{in-N}} = \Delta i_{L_{in-1}} \frac{F_{L_{in-N}}}{N}.
$$
\n(14)

Per unit trend of inductor current ripples as a function of *D* as a percentage of the ripple via an inductance is defined by

$$
\Delta i_{L_{in-N-pu}} = \frac{\Delta i_{L_{in-N}}}{\Delta i_{L_{in-1-max}}}.\tag{15}
$$

It is observed on the graph, shown in Fig. [3,](#page-5-4) that for a DC/DC converter with two arms, there is one point for canceling current ripple i.e., when duty cycle $D = 0.5$. It is observed, by comparing with simple chopper, that the current ripple for multi-arm converters is attenuated regardless of the duty cycle except for extreme values $(<0.1 \text{ or } >0.9)$.

FIGURE 3. Input current ripple versus duty cycle for N arms.

2) BOOST FLOAT-POTENTIAL STAGE 3

There are interesting observations about operating points relevant to the duty cycles ($D = 0.25$, 0.50 and 0.75) for four arms with float output, whereas there are other interesting duty values of 0.33 and 0.67 in case of three arms. In our case, i.e., two arms, the input current ripple of the converter does not exist as per the theory and as demonstrated in Fig. [3](#page-5-4) at $D = 0.5$. When the duty ratio is less than 50% ($D < 0.5$),

FIGURE 4. Input current ripple versus duty cycle as a percentage of ripple via an inductance.

ripples of input current and output voltage are calculated by (16) and (17) respectively.

$$
\Delta i_{in} = \frac{2(V_c - V_{in})(0.5 - D)}{L_{in}F_{sw}}
$$
(16)

$$
\Delta V_o = \frac{2I_o D(0.5 - D)}{C_o F_{sw}}
$$
(17)

whereas the moment $D > 0.5$, ripples of both the input current and output voltage would be calculated as shown in Eq. [\(18\)](#page-6-4) and Eq. [\(19\),](#page-6-5) respectively.

$$
\Delta i_{in} = \frac{2V_{in}(D - 0.5)}{L_{in}F_{sw}}\tag{18}
$$

$$
\Delta V_o = \frac{2I_o(D - 0.5)}{C_oF_{sw}}
$$
(19)

III. OPERATIONAL MODES OF AN INTERCONNECTED THREE-STAGE DC/DC CONVERTER TOPOLOGY

This section presents the dynamic model of a suggested three-stage DC/DC converter with detailed description of its operation at all logical switching modes. This converter is made in three stages: a) two stages of interleaved converters and 2) a double boost converter with float potential.

A. TOPOLOGY AND OPERATION PRINCIPLE

Figures [5](#page-7-0) through 8 show modes of operation of the topology of IIDFO boost DC/DC converter (shown in Fig. [2\)](#page-3-0). During the time that the DC/DC converter is operating in boost mode, it will serve energy to the DC bus to assure maintaining the stability of DC bus voltage. During this time, the power transistors $(S_{T1}, S_{T3}, S_{T5}, S_{T7}, S_{T9}, \text{ and } S_{T12})$ are turned OFF; whereas the power transistors $(S_{T2}, S_{T4}, S_{T6}, S_{T8}, S_{T10}, \text{ and } S_{T11})$ and diodes $(D_1, D_3, D_5, D_7, D_9, \text{and} D_{12})$ are turned ON/OFF in alternation. In Table [3,](#page-6-6) 0/1 means MOSFETs are ON/OFF, and F/R means diodes are forward/reverse bias.

Table [3](#page-6-6) lists the switching states of the three stages of the IIDFO converter in boosting operation. In Table [3,](#page-6-6) 0/1 means MOSFETs are ON/OFF, and F/R means diodes are forward/reverse bias. In modes 1 through 4, the switches of two interleaved stages are turned OFF, whereas the 3rd float converter works in four different logic states. In modes

5 through 8, the $1st$ stage is still OFF while 2nd stage is turned ON. In modes 9 through 12, the 1st stage is ON, and the $2nd$ is OFF. Finally, in modes 13 through 16, both 1st and 2nd stages are turned ON.

In boost mode, S_{T1} , S_{T3} , S_{T5} , S_{T7} , S_{T9} , *and* S_{T12} are turned OFF. In the first and second interleaved stages, the power switches of S_{T1} , S_{T3} , S_{T5} , and S_{T7} are driven OFF while *S^T* ², *S^T* ⁴,*S^T* ⁶, *and S^T* ⁸ are controlled ON/OFF according to the required voltage level. For accurate representation, inductors' resistances are considered. The inductors currents \bar{I}_{L1} , \bar{I}_{L2} and output voltage V_{co1} are considered as state variables.

1) MODE 1: *ST*2&4, *ST*6&8, *ST*10, *ST*¹¹ ARE OFF

In this mode, the switches S_{T2} , $S_{T4}S_{T6}$, S_{T8} , S_{T10} , and S_{T11} are turned OFF as shown in Fig. $5(a)$. Diodes D1, D3, D5, D7, D9 and D12 are in the ON state. The energy that has been stored in the inductors L_1 and L_2 are supplied to the capacitor $Co₁$ and to inductors $L₃$ and $L₄$; and in turn, the energy that has been stored in the inductors *L*³ and *L*⁴ are supplied to the capacitor Co_2 and to inductors L_5 and L_6 .

TABLE 3. Switching states of the boost DC/DC topology.

The inductors currents i_{L1} , i_{L2} , i_{L3} , i_{L4} , i_{L5} and i_{L6} decrease. In addition, energies stored in the inductors *L*⁵ and *L*⁶ are supplied to the output capacitors *Co*³ and *Co*4, and the load resistor *RL*. Applying Kirchhoff Current Law (KCL) at node D11 in Fig. [2](#page-3-0) gives $i_1 = i_{Co4} = i_{Lo} - \frac{V_0}{R_L}$. Then, applying Kirchhoff Voltage law (KVL) in stage 3 gives

$$
V_0 - V_{Co3} + V_{Co2} - V_{Co4} = 0
$$

$$
\xrightarrow{yields} V_0 = -V_{Co2} + V_{Co3} + V_{Co4}
$$
 (20)

When KVL is applied in the closed loops for the interleaved stages, state equations of inductors currents and capacitors voltage are described as in (21) and (22) for stage 1 and 2, respectively. As depicted from the equations, the inductors *L*¹ and *L*² would be discharging and the capacitor *Co*¹ would be charging, whereas the inductors *L*³ and *L*⁴ are discharged and the capacitor *Co*² would be charging. By the same way, when KVL is applied in the closed loops for the float stage, state equations of inductors currents and

FIGURE 5. Operation modes of the DC/DC converter topology from mode 1 to mode 4.

FIGURE 6. Operation modes of the DC/DC converter topology from mode 5 to mode 8.

capacitors voltages are described as in [\(23\).](#page-8-0) It means that the inductors *L*⁵ and *L*⁶ are discharged and the capacitors *Co*³ and *Co*⁴ are charged.

$$
\begin{cases}\n\frac{di_{L1}}{dt} = \frac{1}{L1} (V_B - V_{Co1}) \\
\frac{di_{L2}}{dt} = \frac{1}{L_2} (V_B - V_{Co1}) \\
\frac{dV_{Co1}}{dt} = \frac{1}{Co1} (i_{L1} + i_{L2} - i_{L3} - i_{L4})\n\end{cases}
$$
\n(21)

$$
\begin{cases}\n\frac{di_{L3}}{dt} = \frac{1}{L3} (V_{co1} - V_{Co2}) \\
\frac{di_{L4}}{dt} = \frac{1}{L_4} (V_{co1} - V_{Co2}) \\
\frac{dV_{Co2}}{dt} = \frac{1}{Co2} (i_{L3} + i_{L4} - i_{L5} - i_{L6}) \\
+\frac{1}{Co2R_L} (-V_{Co2} + V_{Co3} + V_{Co4})\n\end{cases}
$$
\n(22)

$$
\begin{cases}\n\frac{di_{LS}}{dt} = \frac{1}{L_5} (V_{Co2} - V_{Co3}) \\
\frac{di_{LG}}{dt} = \frac{1}{L_6} (V_{Co2} - V_{Co4}) \\
\frac{dV_{C3}}{dt} = \frac{1}{C_{o3}} (i_{LS} - \frac{1}{R_L} (-V_{Co2} + V_{Co3} + V_{Co4})) \\
\frac{dV_{C4}}{dt} = \frac{1}{C_{o4}} (i_{LG} - \frac{1}{R_L} (-V_{Co2} + V_{Co3} + V_{Co4}))\n\end{cases}
$$
\n(23)

2) MODE 2: *ST*2&4, *ST*6&8, *ST*¹⁰ ARE OFF AND *ST*¹¹ IS ON In mode 2, switches and diodes of both stages (1 and 2) remain in the same state to mode1. Then, state equations of inductors current and capacitors voltage are described by the same (21) and (22) for stage 1 and 2, respectively. In stage 3, the switch S_{T10} remains OFF and S_{T11} is turned ON, as shown in Fig. $5(b)$. Energy stored in the inductor L_5 is supplied to the output capacitors *Co*³ and to the load resistor *RL*; whereas the capacitor *Co*⁴ discharges its energy to the inductor L_6 . The inductor L_6 would also be charging through the input voltage of V_{Co2} in shoot through mode via S_{T11} . By the same way, when KVL is applied in the closed loops for the float stage, state equations of inductors' currents as well as capacitors' voltages are described as in [\(24\).](#page-8-1)

$$
\begin{cases}\n\frac{di_{LS}}{dt} = \frac{1}{L_5} (V_{Co2} - V_{Co3}) \\
\frac{di_{LG}}{dt} = \frac{1}{L_6} V_{Co2} \\
\frac{dV_{Co3}}{dt} = \frac{1}{C_{o3}} \left(i_{LS} - \frac{1}{R_L} \left(-V_{Co2} + V_{Co3} + V_{Co4} \right) \right) \\
\frac{dV_{Co4}}{dt} = \frac{-1}{Co_4} \left(\frac{1}{R_L} \left(-V_{Co2} + V_{Co3} + V_{Co4} \right) \right)\n\end{cases}
$$
\n(24)

3) MODE 3: *ST*2&4, *ST*6&8, *ST*¹¹ ARE OFF AND *ST*¹⁰ IS ON

In mode 3, both switches and diodes of stage 1 and stage 2 remain in the same state as the model. Then, state equations of inductors currents and capacitors voltages are described by equations [\(21\)](#page-7-1) and [\(22\)](#page-7-2) for stages 1 and 2, respectively. In stage 3, switch S_{T10} would be turning ON and S_{T11} would be turning OFF, as given in Fig. $5(c)$. The inductor L_5 is charging by the input voltage of *VCo*² in shoot through mode via S_{T10} . The capacitor $Co₄$ is charged from the capacitor V_{Co2} ; whereas the capacitor Co_3 discharges its energy into the load resistor *RL*. By the same way, when KVL is applied in the closed loops for the float stage, state equations of inductors currents and capacitors voltages are described as in [\(25\).](#page-8-2)

$$
\begin{cases}\n\frac{di_{LS}}{dt} = \frac{1}{L_5} V_{Co2} \\
\frac{di_{LS}}{dt} = \frac{1}{L_6} (V_{Co2} - V_{Co4}) \\
\frac{dV_{Co3}}{dt} = \frac{1}{Co_3} \left(\frac{-1}{R_L} (-V_{Co2} + V_{Co3} + V_{Co4}) \right) \\
\frac{dV_{Co4}}{dt} = \frac{1}{C_{o4}} \left(i_{L6} - \frac{1}{R_L} (-V_{Co2} + V_{Co3} + V_{Co4}) \right)\n\end{cases}
$$
\n(25)

4) MODE 4: *ST*2&4, *ST*6&8 ARE OFF AND *ST*10, *ST*¹¹ ARE ON In mode 4, both switches and diodes of stages (1 and 2) remain in the same state to the model. Then, state equations of inductors current and capacitor voltage can be described

using equations (21) and (22) for stage 1 and 2, respectively. In stage 3, both switches S_{T10} and S_{T11} are turned ON, as shown in Fig. $5(d)$. The inductors L_5 and L_6 are charging by the input voltage of V_{Co2} in shoot through mode via S_{T10} and S_{T11} , respectively. It means that the inductors L_5 and L_6 store energy and its voltages are raised up and the capacitors *C*³ and *C*⁴ are discharged. By the same way, when KVL is applied in the closed loops for the float stage, state equations of inductors currents and capacitors voltages are described as in [\(26\).](#page-8-3)

$$
\begin{cases}\n\frac{di_{LS}}{dt} = \frac{1}{L_5} V_{Co2} \\
\frac{di_{LG}}{dt} = \frac{1}{L_6} V_{Co2} \\
\frac{dV_{Co3}}{dt} = \frac{-1}{C_{o3}} \left(\frac{1}{R_L} \left(-V_{Co2} + V_{Co3} + V_{Co4} \right) \right) \\
\frac{dV_{Co4}}{dt} = \frac{-1}{Co4} \left(\frac{1}{R_L} \left(-V_{Co2} + V_{Co3} + V_{Co4} \right) \right)\n\end{cases}
$$
\n(26)

5) MODE 5: S_{7284} , = 0.5_{7688} = 1.5_{710} = 0.5_{711} = 0

In this mode, switches S_{T2} are S_{T4} remain OFF, switches S_{T6} and S_{T8} are in the ON mode and the switches S_{T10} and S_{T11} are in the OFF mode, as shown in Fig. $6(a)$. Hence, for the 1st interleaved stage, state equations of inductors current and capacitor voltage are described as in [\(21\).](#page-7-1) Diodes D1, D3, D9 and D12 are in ON state whereas D5, D7 become OFF. The energy being stored in the inductors *L*¹ and *L*² would be supplied to capacitor C_1 and to inductors L_3 and L_4 . The inductors L_3 and L_4 are charged by the capacitor C_1 during the shoot-through state via the switches S_{T6} and S_{T8} . The inductors currents i_{L1} , i_{L2} , i_{L5} and i_{L6} decrease while the currents i_{L3} , i_{L4} increase. In addition, energies in the inductors L_5 and L_6 are supplied to the output capacitors C_3 and *C*4, and the load resistor *RL*. When KVL is applied in the closed loops for the 2nd interleaved stage, state equations of inductors currents and capacitors voltage are described as in (23) and (27) . In this mode, the inductors L_3 and L_4 are charged from battery and from inductors L_1 and L_2 and the capacitor C_2 will discharge into the third stage. By the same way in mode 1, when KVL is applied in the closed loops for the float stage, state equations of inductors currents and capacitors voltages are described as in [\(23\).](#page-8-0)

$$
\begin{cases}\n\frac{di_{L3}}{dt} = \frac{1}{L3} (V_{c1}) \\
\frac{di_{L4}}{dt} = \frac{1}{L4} (V_{c1}) \\
\frac{dV_{C2}}{dt} = \frac{1}{C2} (-i_{L5} - i_{L6}) + \frac{1}{C2R_L} (-V_{C2} + V_{C3} + V_{C4})\n\end{cases}
$$
\n(27)

6) MODE 6: S_{7284} , = 0.5_{7688} = 1.5_{710} = 0.5_{711} = 1 In mode 6, both switches and diodes of stages (1 and 2) remain in the same state as mode 5, as shown in Fig. $6(b)$. Therefore, state variables of 1st stage can be described by [\(21\),](#page-7-1) and the 2nd stage can be described by [\(27\).](#page-8-4) Finally, state equations of inductors currents and capacitors voltages of the 3rd stage are described as in [\(24\).](#page-8-1)

FIGURE 7. Operation modes of the converter topology from mode 9 to mode 12.

7) MODE 7: *ST*2&4, = 0,*ST*6&8 = 1,*ST*¹⁰ = 1,*ST*¹¹ = 0

In mode 7, both switches and diodes of stages (1 and 2) remain in the same state as mode 5, as shown in Fig. [6\(c\).](#page-7-3) Therefore, state variables of 1st stage can be

described by [\(21\),](#page-7-1) and the 2nd stage can be described by [\(27\).](#page-8-4) Finally, state equations of inductors current and capacitors voltages of the 3rd stage are described as in [\(25\).](#page-8-2)

8) MODE 8: S_{7284} , = 0.5_{7688} = 1.5_{710} = 1.5_{711} = 1

In this mode, the switches and diodes of stage 1 and stage 2 remain in the same state as mode 5, as shown in Fig. $6(d)$. Therefore, state variables of 1st stage can be described by (21) , and the 2nd stage can be described by (27) . Finally, state equations of inductors current and capacitors voltages of the 3rd stage are described as in [\(26\).](#page-8-3)

9) MODE 9: *ST*2&4, = 1,*ST*6&8 = 0,*ST*¹⁰ = 0,*ST*¹¹ = 0

In this mode, the switches S_{T2} are S_{T4} are switched ON, and switches S_{T6} and S_{T8} are in the OFF mode and switches S_{T10} and S_{T11} are in the OFF mode, as shown in Fig. [7\(a\).](#page-9-0) In this case, state variables of 1st stage are described by [\(28\).](#page-10-0) Diodes D1 and D3 are in the OFF state, and diodes D5, D7, D9 and D12 are in ON state. Inductors $(L_1 \text{ and } L_2)$ would be charging by the battery V_B during the shoot-through state via the switches S_{T2} and S_{T4} . The energy in storage in inductors L_3 and L_4 are supplied to capacitor C_2 and to inductors L_5 and L_6 . The inductors currents i_{L1} , i_{L2} , i_{L5} and i_{L6} increase while the currents i_{L3} , i_{L4} decrease. In addition, energies in the inductors L_5 and L_6 are supplied to the output capacitors $Co₃$ and $Co₄$, and the load resistor R_L .

When KVL is applied in the closed loops for the interleaved $2nd$ stage and 3rd stage, it was found that the state equations of inductors currents and capacitors voltage are described as in (22) and (23) , respectively.

$$
\begin{cases}\n\frac{di_{L1}}{dt} = \frac{1}{L1} (V_B) \\
\frac{di_{L2}}{dt} = \frac{1}{L_2} (V_B) \\
\frac{dV_{Col}}{dt} = \frac{1}{Co1} (-i_{L3} - i_{L4})\n\end{cases}
$$
\n(28)

10) MODE 10: *ST*2&4, = 1,*ST*6&8 = 0,*ST*¹⁰ = 0,*ST*¹¹ = 1 In mode 10, switches and diodes of stages (1 and 2) remain in the same state as mode 6, as shown in Fig. $7(b)$. Therefore, state variables of 1st stage can be described by [\(28\),](#page-10-0) and the 2nd stage can be described by [\(22\).](#page-7-2) Finally, state equations of inductors currents and capacitors voltages of the 3rd stage are described as in [\(24\).](#page-8-1)

11) MODE 11: S_{7284} , = 1, S_{7688} = 0, S_{710} = 1, S_{711} = 0

In mode 11, switches and diodes of stages (1 and 2) remain in the same state as mode 7, as shown in Fig. $7(c)$. Therefore, state variables of 1st stage can be described by (28) , and the 2nd stage can be described by [\(22\).](#page-7-2) Finally, state equations of inductors currents and capacitors voltages of the 3rd stage are described as in [\(25\).](#page-8-2)

12) MODE 12: S_{7284} , = 1, S_{7688} = 0, S_{710} = 1, S_{711} = 1

In this mode, the switches and diodes of stage 1 and stage 2 remain in the same state as mode 8, as shown in Fig. $7(d)$. Therefore, state variables of 1st stage can be described by (28) , and the $2nd$ stage can be described by (22) . Finally, state equations of inductors currents and capacitors voltages of the 3rd stage are described as in [\(26\).](#page-8-3)

13) MODE 13: S_{7284} , = 1, S_{7688} = 1, S_{710} = 0, S_{711} = 0 In mode 13, switches S_{T2} , S_{T4} , S_{T6} and S_{T8} are switched

ON, and switches S_{T10} and S_{T11} are turned OFF, as shown in Fig. $8(a)$. Diodes D1, D3, D5 and D7 are in the OFF mode, and diodes, D9 and D12 are in ON mode. Inductors *L*¹ and L_2 are charging by battery V_B during the shoot-through state via the switches S_{T2} and S_{T4} , and the inductors L_3 and L_4 are charged by the capacitor *Co*¹ during the shoot-through state via the switches S_{T6} and S_{T8} . The inductors currents i_{L1} , i_{L2} , i_{L3} and i_{L4} increase while the currents i_{L5} , i_{L6} decrease. In addition, energies in the inductors L_5 and L_6 are supplied to the output capacitors Co_3 and Co_4 , and the load resistor R_L . In this mode, the state variables of 1st stage can be described by (28) as in mode 9, and the $2nd$ stage can be described by [\(27\)](#page-8-4) in mode 5. Finally, state equations of inductors currents and capacitors voltages of the $3rd$ stage are described as in [\(23\)](#page-8-0) in mode 1.

14) MODE 14: S_{7284} , = 1, S_{7688} = 1, S_{710} = 0, S_{711} = 1 In mode 14, as demonstrated in Fig. $8(b)$, state variables of 1st stage can be described by (28) as in mode 9, and the 2nd stage can be described by (27) in mode 5. Finally, state equations of inductors currents and capacitors voltages of the 3rd stage are described as in [\(24\)](#page-8-1) in mode 2.

15) MODE 15: S_{7284} , = 1, S_{7688} = 1, S_{710} = 1, S_{711} = 0 In mode 15, as demonstrated in Fig. $8(c)$, state variables of 1st stage can be described by (28) as in mode 9, and the $2nd$ stage can be described by (27) in mode 5. Finally, state equations of inductors currents and capacitors voltages of the 3rd stage are described as in [\(25\)](#page-8-2) in mode 3.

16) MODE 16: *ST*2&4, = 1,*ST*6&8 = 1,*ST*¹⁰ = 1,*ST*¹¹ = 1 In mode 16, as demonstrated in Fig. $8(d)$, state variables of 1st stage can be described by (28) as in mode 9, and the 2nd stage can be described by (27) in mode 5. Finally, state equations of inductors currents and capacitors voltages of the 3rd stage are described as in (26) in mode 4.

B. SWITCHING AND AVERAGE MODELS OF THE PROPOSED CONVERTER

Dependency of state variables of the three stages are derived in detail. For each stage, the switching and average models have been obtained as a function of modulation indices.

1) 1ST STAGE INTERLEAVED DC/DC BOOST CONVERTER

State variables of 1st stage are described by [\(21\)](#page-7-1) for modes 1-4 and modes 5-8, and by (28) , for modes 9-12 and modes 13-16. As a general form, the state variables are written as a switching model in matrix form as in (29) , shown at the bottom of the next page. S_{Ti} (i = 2, 4) denotes the switch position of S_{T2} and S_{T4} , $S_{Ti} = 1$ means *Ti* is ON, and $S_{Ti} = 0$ means *Ti* is OFF.

In 1st stage, S_{T1} and S_{T3} are the complement of S_{T2} and S_{T4} , respectively. In the model, S_{T4} is considered a shift of S_{T2} by 360/2 i.e., $S_{T4} = S_{T2} + 180^\circ$. Hence, the matrix [\(29\)](#page-11-1) can be formed as in (30) , shown at the bottom of the next page.

When the goal is the control design, it is appropriate to take into consideration the averaged model [\[29\], d](#page-20-7)etermined by considering the average of the model in Eq. [\(30\)](#page-11-2) over one switching period. Then, (30) can be written in average form as in [\(31\),](#page-11-3) shown at the bottom of the page. I_{L1} , I_{L2} , I_{L3} and I_{L4} correspond to the average values of the inductors currents i_{L1} , i_{L2} , i_{L3} and i_{L4} , respectively; V_{Col} represents the average value of the output voltage v_{Co1} , and *D*1 represents the duty cycle, i.e. average value of a binary control input S_{T4} = $(S_{T2} + 180^\circ) = D1$, which takes values in [1, 0].

2) 2ND STAGE INTERLEAVED DC/DC BOOST CONVERTER

State variables of $2nd$ stage are described by [\(22\)](#page-7-2) for modes 1-4 and modes 9-12, and by (27) , for modes 5-8 and modes 13-16. As a general form, the state variables are written as a switching model in matrix form as in [\(32\),](#page-12-0) shown at the bottom of the next page.

In the 2nd stage, S_{T5} and S_{T7} are the complement of S_{T6} and S_{T8} , respectively. In the model, it is considered that S_{T8} is a shift of S_{T6} by 360/2 i.e., $S_{T8} = S_{T6} + 180^\circ$. Hence, the matrix [\(32\)](#page-12-0) can be formed as [\(33\)](#page-12-1) considering switch S_{T6} only.

In an average model of stage, determined by considering the average of the model as in Eq. (33) , shown at the bottom of the next page, over one switching period, the modulation indices could be considered as $S_{T6} = S_{T6} + 180° = D2$, $S_{T10} = D3$, and $S_{T10} + 180^\circ = D4$. Then, [\(33\)](#page-12-1) can be written in average form as in (34) , shown at the bottom of the next page. Being I_{L3} , I_{L4} , I_{L5} and I_{L6} are the average values of inductors' currents *iL*3, *iL*4, *iL*⁵ and *iL*6, respectively; *VCo*2, *VCo*³ and *VCo*⁴ are the average values of the output voltages v_{Co2} , v_{Co3} , and v_{Co4} , and μ 2, μ 3 and μ 4 are the duty cycles, i.e. average values of the binary control input

 $S_{T6} = (S_{T6} + 180°)$, *S*_{*T*10}, and *S*_{*T*11}, which take values in [0,1].

3) 3RD STAGE FLOAT DOUBLE DC/DC BOOST CONVERTER State variables of 3rd stage are described by [\(23\)](#page-8-0) for modes 1, 5, 9, and 13, and by [\(24\)](#page-8-1) for modes 2, 6, 10, and 114, and by [\(25\)](#page-8-2) for modes 3, 7, 11, and 14, and by [\(26\)](#page-8-3) for modes 4, 8, 12, and 16. As a general form, the state variables are written as a switching model in matrix form as in (35) , shown at the bottom of the next page.

The average model of float converter is stated as in (36) , shown at the bottom of the next page.

For the third float double stage, the input voltage is V_{C2} and output voltage is related to the state variables and control indices. In general, different modes of operations of this converter can be described as [\(37\).](#page-11-4)

$$
V_0 = -V_{Co2} - (2D3 - 1)V_{Co3} - (2D4 - 1)V_{Co4}
$$
 (37)

Then (37) could be rewritten as in (38) , shown at the bottom of the next page.

For control system design, the matrices of (31) , (34) , and [\(38\)](#page-12-5) will be discretized to be used to get the optimal modulation indices for each stage to achieve the reference output voltage.

IV. SIMULATIONS

All figures from Fig. [9](#page-13-0) through Fig. [13](#page-13-1) will follow the calculated duty from equations (1) , (4) , and (7) and the specifications of the suggested DC/DC converter of Table [2.](#page-5-2) Many efforts in high step-up DC/DC converters have been made to directly boost the low-supply voltage to the highload voltage [\[31\],](#page-20-8) [\[32\],](#page-20-9) [\[33\]. T](#page-20-10)o prove the superiority of the

$$
\begin{bmatrix}\n\frac{di_{L1}}{dt} \\
\frac{di_{L2}}{dt} \\
\frac{di_{C01}}{dt}\n\end{bmatrix} = \begin{bmatrix}\n\frac{-r_{L1}}{L_1} & 0 & \frac{-1}{L_1}(1 - S_{T2}) & 0 & 0 & \frac{1}{L_1} \\
0 & \frac{-r_{L2}}{L_2} & \frac{-1}{L_2}(1 - S_{T4}) & 0 & 0 & \frac{1}{L_2} \\
\frac{1}{C_{C1}}(1 - S_{T2}) & \frac{1}{C_{C1}}(1 - S_{T4}) & 0 & \frac{-1}{C_{C1}} & \frac{-1}{C_{C1}} & 0\n\end{bmatrix}\n\begin{bmatrix}\ni_{L1} \\
i_{L2} \\
i_{L3} \\
i_{L4} \\
i_{L5} \\
i_{L4}\n\end{bmatrix}
$$
\n(29)
\n
$$
\begin{bmatrix}\n\frac{di_{L1}}{dt} \\
\frac{di_{L2}}{dt} \\
\frac{di_{C21}}{dt}\n\end{bmatrix} = \begin{bmatrix}\n\frac{-r_{L1}}{L_1} & 0 & \frac{-1}{L_2} & \frac{-1}{L_2}(1 - S_{T2}) & 0 & 0 & \frac{1}{L_1} \\
0 & \frac{-r_{L2}}{L_2} & \frac{-1}{L_2}(1 - (S_{T2} + 180^\circ)) & 0 & 0 & \frac{1}{L_2} \\
\frac{1}{C_{C1}}(1 - S_{T2}) & \frac{1}{C_{C1}}(1 - (S_{T2} + 180^\circ)) & 0 & \frac{1}{C_{C1}} & \frac{1}{C_{C1}} & 0\n\end{bmatrix}\n\begin{bmatrix}\ni_{L1} \\
i_{L2} \\
i_{L3} \\
i_{L4} \\
i_{L5}\n\end{bmatrix}
$$
\n(30)
\n
$$
\begin{bmatrix}\ni_{L1} \\
i_{L2} \\
i_{L3} \\
i_{C_01}\n\end{bmatrix} = \begin{bmatrix}\n\frac{-r_{L1}}{L_1} & 0 & \frac{-1}{L_2}(1 - D1) & 0 & 0 & \frac{1}{L_1} \\
0 & \frac{-r_{L2}}{L_2} & \frac{-1}{L_2}(1 - D1) & 0 & 0 & \frac{1}{L_2} \\
\frac{-1}{C_{C1}}(
$$

proposed topology, a comparison is made to the results of a one-step high step-up DC-DC Converter in [\[32\].](#page-20-9)

A. STEADY-STATE PERFORMANCE WITH FIXED MODULATION DUTIES

Figure [9](#page-13-0) shows the terminal voltages of the three stages of the converter. Designed set voltages i.e., 90V, 250V, and 600V are obtained when a 24V battery is supplied and the modulation indices are set at 0.77, 0.64, and 0.41 for $1st$, $2nd$, and $3rd$ stages, respectively. Fast response without any overshoot in terminal voltage can be observed. With zero initial voltage of capacitors, high overshoot currents are drawn from battery (See Fig[.10\)](#page-13-2). To suppress this inrush current, two methods could be used: initialization with high capacitor voltages and control of the duty of each stage. Same surge currents can be seen in inductors currents, as shown in Fig. [11.](#page-13-3)

$$
\begin{bmatrix}\n\frac{dy_1}{dx_1} \\
\frac{dy_2}{dx_1} \\
\frac{dy_2}{dx_1}\n\end{bmatrix} =\n\begin{bmatrix}\n\frac{-y_1}{f_3} & \frac{y_1}{f_4} (1 - 5r_6) & 0 & 0 & 0 & 0 & \frac{1}{f_2} \\
\frac{y_1}{f_4} (1 - 5r_6) & -\frac{y_1}{f_4} (1 - 5r_8) & \frac{1}{f_4} (1 - 5r_8) & 0 & 0 & 0 & \frac{1}{f_4} \\
\frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & 0 & 0 & 0 & 0 & 0 \\
\frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & 0 & 0 & 0 & 0 & 0 \\
\frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & 0 & 0 & 0 & 0 & 0 \\
\frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & 0 & 0 & 0 & 0 & 0 \\
\frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & 0 & 0 & 0 & 0 & 0 \\
\frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & 0 & 0 & 0 & 0 & 0 \\
\frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & \frac{y_1}{f_4} (1 - 5r_6) & 0 & 0 & 0 & \frac{1}{f_4} \\
\frac{y_1}{f_4} (1 -
$$

To validate the designed set values for the inductors and capacitors, the steady-state behavior of inductors' currents and capacitors' voltages are presented in Fig. [12](#page-13-4) and Fig. [13,](#page-13-1) respectively. Figure [12](#page-13-4) depicts the inductors' current set values, current fluctuations, and current over leaving between the inductors. In simulations, the inductors' currents are fluctuating in a range of 18 A, 24A, and 12A for the $1st$, $2nd$, and 3rd stages, respectively. Also, in Fig. [12,](#page-13-4) 180◦ phase shift among the two phases is observed. Figure [13](#page-13-1) demonstrates charging and discharging of the capacitors. Double switching frequency is validated by the interleaving stages. Minimum voltage fluctuations can be observed because of using higher capacitances values than the calculated ones.

FIGURE 9. Terminal voltages of three stages (Simulation results).

FIGURE 10. Terminal currents of three stages (Simulation results).

Figures [14](#page-14-0) through 16 show the performance of the presented DC/DC interleaved boost converter with mutual inductance in [\[32\]. T](#page-20-9)hese results are used to salient the performance of our proposal compared to the topology of [\[32\]](#page-20-9) with same ratings. Fast boosting is happened to the battery from 24V to 600V at load terminal, seen in Fig. [14.](#page-14-0) In Fig. [15](#page-14-1) a current around 225A is drawn from the battery to reach as 6.665A at the load. Compared to Fig. [10](#page-13-2) for the proposed topology here, it could be noticed that the current drawn from

FIGURE 11. Inductors currents of three stages (Simulation results).

FIGURE 12. Inductors currents at steady state (Simulation results).

FIGURE 13. Capacitors' voltages at steady state (Simulation results).

the battery in [\[32\]](#page-20-9) is larger with a higher starting current of 1800 A rather than of 700A in our proposal. The inductor

currents in Fig. [16](#page-14-2) fluctuate between 50A and 170A whereas in Fig. [12](#page-13-4) it is in range of 91A to 109A. it could be concluded that the proposed topology, compared to the presented topology in [\[32\]](#page-20-9) presents better performance with low current behavior and hence better efficiency.

FIGURE 14. Terminal voltages (Simulation results).

FIGURE 15. Terminal currents (Simulation results).

FIGURE 16. Inductor currents (Simulation results).

B. DYNAMIC PERFORMANCE WITH STEP CHANGE IN MODULATION DUTIES

The dynamic behavior of the suggested DC/DC topology is tested and analyzed in this section at different values of modulation duties, as shown in Figs. [17](#page-14-3) through 20. Figure [17](#page-14-3) presents the modulation duties of the three stages.

Figures [18,](#page-14-4) [19,](#page-15-0) and [20](#page-15-1) show the terminal voltages, terminal currents, and inductors currents of the three stages. First, when the duties are fixed at $D1 = 0.66$, $D2 = 0.54$, and $D3 = D4 = 0.31$, the terminal voltages are boosted to 70V, 255V, and 290V, respectively. At $t = 0.2$ s, D1 is stepped to 0.76 and then the terminal voltages are boosted to 100V, 220V, and 420V, respectively. At $t = 0.4$ s, D2 is stepped to 0.64 and then the terminal voltages are boosted to 95V, 266V, and 520V, respectively. Finally, when $D3 = D4$ are stepped to 0.41 at $t = 0.6s$, the terminal voltages are adjusted at the designed values of 90V, 250V, and 600V, respectively. It could be noticed that when the duties are set at the designed values, the terminal voltages are boosted to the designed values. Moreover, the terminal voltages and currents of each stage depend on the terminal voltages and currents of other stages. Therefore, the state variables are dependent for each stage and are related to each other.

FIGURE 17. Modulation duties of three stages (Simulation results).

FIGURE 18. Terminal voltages of three stages (Simulation results).

V. EXPERIMENTAL IMPLEMENTATIONS

A. EXPERIMENTAL SETUP

A laboratory prototype is implemented in FC Lab (Fuel Cell Lab) UTBM university in France to test and validate the

FIGURE 19. Terminal currents of three stages (Simulation results).

FIGURE 20. Inductors currents of three stages (Simulation results).

suggested converter's design and theoretical analysis. Photos of the built test bench, proposed three stages DC/DC converter, and a Field-Programmable Gate Array (FPGA) board, are presented in Fig. 21 (a)-(c). The design of the suggested IIDFOC converter is accomplished as per the aforementioned design steps given a load power of 4 kW, an input voltage of 24 V, and an output voltage of 600 V.

As demonstrated in Fig. 21 (a), the experimental setup is established with an emulated battery by an electronic programmable power source, and the load is emulated by a DC electronic load. The applied duties established in this study are based on the Matlab-Simulink and Control Desk software of dSPACE 1103. Those control pulses are applied to the power switches via interface boards. The advantages of interleaving the input current ripple are seen when shifting the main switches' control signals of the main switches by 180° from each other. In the experimental assessment developed for two-phase DC/DC converter, the control signals are shifted by 180° from each other using a FPGA control card.

FIGURE 21. Experimental setup of the proposed topology: (a) overall Lab setup, (b) proposed DC/DC converter, (c) FPGA board.

As shown in Fig. [21 \(b\),](#page-15-2) twelve power switches are used for the three stages. Each of the two switches are driven by a dual driver. Every inductor current is linked to a Hall effect current

sensor for achieving both monitoring and feedback control, and each capacitor has a Hall effect voltage sensor for attaining monitoring and feedback control as well. specifications of the power switches, gate drivers, and sensors that make up DC/DC converter are provided in Table [4.](#page-16-0) For designing the prototype, two typical ferrite core type inductors $(L_1 \text{ and } L_2)$ *L*2) are chosen in the first stage, two typical ferrite core type inductors $(L_3 \text{ and } L_4)$ are chosen for the second stage, and two typical ferrite core type inductors $(L_5 \text{ and } L_6)$ are chosen for the third stage.

As shown in Fig. [21\(b\),](#page-15-2) thee identical capacitors C_{11} = $C_{12} = C_{13}$ are used in middle between the first and second stage to represent Co_1 , two identical capacitors $C_{21} = C_{22}$ are used in middle between the second and third stage to represent *Co*₂, and four identical capacitors $C_{31} = C_{32} =$ C_{41} = C_{42} are used at the output of the float stage to represent *Co*³ and *Co*4. The values of inductances and their internal resistances, and capacitances of the three stages are chosen according to the designed quantities in Table [2.](#page-5-2) The prototype includes six gate drivers ARCAL2108 with their interface boards [\[30\], a](#page-20-11)s shown in lower part of Fig. [21\(b\).](#page-15-2) The ARCAL2108 board is an intelligent double IGBTs and MOSFETs driver. All functions necessary to develop the power converters are implanted on a small size and adaptable single board. The SPWM pulses have been generated for power electronic DC/DC converter through Simulink blocks in RTI library as given in Fig [21 \(a\).](#page-15-2) The pulses are connected to the base pins of the MOSFETs and IGBTs via interface boards shown in lower part of Fig. $21(b)$. This board treats the signals within two stages i.e., inverting stage by 7400 chip and buffering stage by 7417 chips for fixing and powering the gate pulses.

B. INTERLEAVE PHASE-SHIFT IMPLEMENTATION

The control of interleaved converters needs N $(N > 2)$ synchronized Pulse Width Modulation (PWM) signals phase shifting. Some control boards have this possibility such as DSP from TI and Microchip, all FPGA, dSPACE DS1105/DS1106 associated with a DS5203 FPGA or Micro-LabBox, etc. Nevertheless, some rapid prototyping boards such as dSpace DS1103 and DS1104 don't allow designing N synchronized phases shifting PWM signals. To resolve this issue, one solution consists of generating one PWM signal with a DS1103/DS1104 and an external FPGA analyzes the signal to retrieve the duty cycle and generate N synchronized

phase shifting PWM signal synchronized with the main PWM signal. A photo of the FPGA and its peripherals are demonstrated in Fig. $21(c)$.

Figure [22](#page-16-1) presents the principle that is based on a 16-bits up-counter that computes the duty cycle of dSPACE PWM signal. At the falling edge of dSPACE PWM signal, the duty cycle is updated and used at the next period to generate the N synchronized phase shifting PWM signal. In this example, N has been fixed at two. The proposed solution is simple but introduces a delay of one PWM period that can be compensated for in the design of the controller.

FIGURE 22. Implementation algorithm of phase shifting between N interleaved phases.

C. STEADY-STATE EXPERIMENTAL TESTS

This section presents the measured waveforms for the three stages of the converter to examine the boosting ratio and phase shift. The inductor currents, capacitor voltages, and output voltages are illustrated for each stage. The common measured condition is $F_{sw} = 10kHz$. Figures [23](#page-17-0) and [24](#page-17-1) show the control signals and measured waveforms for the first stage. Figure [23](#page-17-0) shows a photograph of the generated 5V PWM control pulse from the dSPACE with duty $D = 0.5$ and the two driver control signals that are generated in the FPGA board. Then, a trigger pulse depicts the rising edge detection of a 3.3V signal. This last signal is used to generate another control signal for the second interleaved phase. For the two parallel phases of the interleaved converter, a shift of 180° is programmed in the FPGA. Figure [24](#page-17-1) shows the measured waveforms for inductors currents and capacitors voltages. At load of $i_{o1} = 22A$, inductors currents i_{L1} and i_{L2} fluctuate between 19A and 27A at $D_1 = 0.5$. A phase shift of 180 $^{\circ}$ is observed between i_{L1} and i_{L2} , as demonstrated in Fig. $24(a)$ and [\(b\).](#page-17-1) Input and output voltages are sensed and recorded in Fig. $24(c)$ and (d) with voltage boosting

 $G = 43/24 = 1.8$ times with efficiency of 87.5%. When the load current is increased, some notches in the inductor currents could be observed. This phenomenon has been deeply studied and it is decreased by using an earthed shield to mitigate the electromagnetic interference (EMI) and electromagnetic compatibility (EMC) problems between power circuits and control boards. This improvement is observed in the measurements of stages 2 and 3.

FIGURE 23. Generated PWM control pulse (dSPACE) and the driver control signals (FPGA) for 1st stage.

Figures [25](#page-17-2) and [26](#page-18-0) show the control signals and measured waveforms for the second stage. Figure [25](#page-17-2) shows a photography of the generated 5V PWM control pulse from the dSPACE with duty $D_2 = 0.5413$ and the two driver control signals that are built in the FPGA. Then, a trigger pulse depicts the rising edge detection of a 3.3V signal. This last signal is also used to generate another control signal for the second interleaved phase. For the two parallel phases of the interleaved converter, a shift of 180◦ is programmed in the FPGA. Figure [26](#page-18-0) shows the measured waveforms for inductors currents and capacitors voltages.

At load of i_{o2} = 10A, inductors currents i_{L3} and i_{L4} fluctuate between 0A and 30A at $D = 0.5413$. A phase shift of 180 \degree is observed between i_{L3} and i_{L4} , as demonstrated in Fig. [26 \(a\)](#page-18-0) and [\(b\).](#page-18-0) Input and output voltages are sensed and recorded in Fig. 26 (c) and [\(d\)](#page-18-0) with a value of voltage boosting $G = 202/90 = 2.24$ times with efficiency of 81.4%. It is observed that the notches in the inductor currents are mitigated due to the earthed shield.

Figures [27](#page-18-1) and [28](#page-18-2) show the control signals and measured waveforms for the third stage. Figure [27](#page-18-1) shows a photograph of the generated 5V PWM control pulse from the dSPACE with duty $D_3 = D_4 = 0.44$ and the two driver control signals that are generated in the FPGA, then a trigger pulse depicts the rising edge detection of a 3.3V signal. This last signal is also used to generate another control signal for the second interleaved phase. For the two floated phases of the converter, a shift of 180◦ is also programmed in the

FIGURE 24. Currents and voltages of 1st stage (Experimental results) at $T_s = 20 \mu s$, $F_{sw} = 10$ kHz: (a) inductors and terminal currents, (b) zoom of (a), (c) input and output voltages, and (d) zoom of (c). $V_B = 24V$, $I_B = 45.7$ A, P_B = 1096W, P_{o1} = 960W, D₁ = 0.5.

FIGURE 25. Generated PWM control pulse (dSPACE) and the driver control signals (FPGA) for 2nd stage.

FPGA. Figure [28](#page-18-2) shows the measured waveforms for inductors currents and capacitors voltages. At load of $i_o = 6.2A$, inductors currents *iL*⁵ and *iL*⁶ fluctuate between 8A and 18A at D = 0.44. A phase shift of 180 \degree is observed between i_{L5} and i_{L6} , as demonstrated in Fig. [28 \(a\)](#page-18-2) and [\(b\).](#page-18-2) Input and output voltages are sensed and recorded in Fig. [28 \(c\)](#page-18-2) and [\(d\).](#page-18-2) In this stage, $V\text{co}3 = V\text{co}4 = 228.5V$ with voltage boosting $G = 327/130 = 2.5$ times with efficiency of 87.3%. It could be observed that the notches in the inductor currents are also decreased due to the earthed shield.

FIGURE 26. Currents and voltages of 2nd stage (Experimental results) at $T_s = 20 \mu s$, $F_{sw} = 10$ kHz,: (a) inductors and terminal currents, (b) zoom of (a), (c) input and output voltages, and (d) zoom of (c). $V_{01} = 90V$, $I_{01} = 27.3$ A, P₀₁ = 2457W, P₀₂ = 2000W, D₂ = 0.5413.

FIGURE 27. Generated PWM control pulse (dSPACE) and the driver control signals (FPGA) for 3rd stage.

D. MEASURED EFFICIENCY

IILFOC loss is classified into 1) switching losses, 2) inductor losses, and 3) conductive losses. It is important to highlight that the inductor's loss is a main loss source whose estimation precisely is a difficult task. In brief, as a matter of hardware constraints, the IILFOC's efficiency will not be very high. Many experimental tests are performed in the proposed converter. Different input voltages have been applied at different duties and the output voltages and currents have been recorded. From experimental readings, the measured

FIGURE 28. Currents and voltages of 3rd stage (Experimental results) at $T_s = 20 \mu s$, F_{sw} = 10kHz: (a) inductors and terminal currents, (b) zoom of (a), (c) input and output voltages, and (d) zoom of (c). $V_{o2} = 130V$, $I_{o2} = 17.6$ A, $P_{o2} = 2290$ W, $V_{o} = 327V$, $I_{o} = 6.2$ A, $P_{o2} = 2029W$, $D_3 = D_4 = 0.44.$

efficiency is related to the output power as demonstrated in Fig. [29.](#page-18-3) It is possible to optimize efficiency by considering soft-switching technology as well as considering components of low losses. Moreover, optimization of modulation duties for the three stages can be considered.

FIGURE 29. Measured efficiency versus the output power.

From the assessed simulation and experimental results, it could be noticed that this topology suffers from some limitations such as the EMI problem, and too many modes of operation making controlling the topology a hard task.

Moreover, the large number of topology components and narrow duty range are serving as disadvantages to this topology. Therefore, intensive work is in progress to enhance the simulated results. Hence, a new and innovative nonlinear control system is in the implementation phase to optimize the performance, especially at different load conditions and different voltage levels.

VI. CONCLUSION AND FUTURE PERSPECTIVES

A high-gain DC/DC converter topology is obtained through double interleaved-input cascaded stages and double float-output stage with bidirectional current capability for battery-based EVs. The paper first presented the design procedures and its characteristics, operating modes and analyzed them in detail along with modelling the system under study. Simulation and experimental results of a prototype converter then validate the predicted low-ripple I/O currents due to application of interleaved technique.

The quantitative amount of the contribution is concluded in the following table:

TABLE 5. Quantitative amount of the contribution.

Lower average ripples in inductors (71.3%) are obtained compared to that of $[32]$ (114.2%). For the stated duties, the proposed converter can generate a voltage with 25 and 10 times greater than the input side voltage theoretically and in implementation, respectively.

Simulation results demonstrated that the suggested converter has the below merits for EVs applications fed by battery or even FC: (i) Sharing of high input currents produced by input interleaved stage, (ii) Sharing of high output voltage produced by output double float stage, (iii) Redundancy of current paths and voltage terminals, and (iv) Minimizing of the input current and output voltage fluctuations.

ACKNOWLEDGMENT

The authors would like to thank Dr. Mounir Djeddi from Schneider Electric France for his help in providing some electrical protection devices for the test bench. They would also like to acknowledge the value of NEP 3.0 in supporting the leadership of Dr. Ameena.

REFERENCES

[\[1\] M](#page-1-1). Ehsani, Y. Gao, S. Longo, and K. M. Ebrahimi, *Modern Electric, Hybrid Electric, and Fuel Cell Vehicles*, 3rd ed. New York, NY, USA: Taylor & Francis Group, LLC, 2018.

- [\[2\] F](#page-1-2). Slah, A. Mansour, M. Hajer, and B. Faouzi, ''Analysis, modeling and implementation of an interleaved boost DC–DC converter for fuel cell used in electric vehicle,'' *Int. J. Hydrogen Energy*, vol. 42, no. 48, pp. 28852–28864, Nov. 2017.
- [\[3\] K](#page-1-3). Zaoskoufis and E. C. Tatakis, "An improved boost-based DC/DC converter with high-voltage step-up ratio for DC microgrids,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1837–1853, Apr. 2021.
- [\[4\] R](#page-1-4). Das, G.-S. Seo, and H.-P. Le, ''Analysis of dual-inductor hybrid converters for extreme conversion ratios,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 5, pp. 5249–5260, Oct. 2021.
- [\[5\] H](#page-1-5). Tarzamni, M. Sabahi, S. Rahimpour, M. Lehtonen, and P. Dehghanian, ''Operation and design consideration of an ultrahigh step-up DC–DC converter featuring high power density,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 5, pp. 6113–6123, Oct. 2021.
- [\[6\] M](#page-1-6). C. Mira, Z. Zhang, A. Knott, and M. A. E. Andersen, "Analysis, design, modeling, and control of an interleaved-boost full-bridge threeport converter for hybrid renewable energy systems,'' *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 1138–1155, Feb. 2017.
- [\[7\] M](#page-1-7). Y. Hammoudi, R. Saadi, A. J. M. Cardoso, M. E. H. Benbouzid, and M. Sahraoui, ''Practical implementation of H-infinity control for fuel cell-interleaved boost converter,'' *Int. J. Model. Simul.*, vol. 40, no. 1, pp. 44–61, Jan. 2020.
- [\[8\] M](#page-1-8). Shaneh, M. Niroomand, and E. Adib, ''Ultrahigh-step-up nonisolated interleaved boost converter,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 2747–2758, Sep. 2020.
- [\[9\] H](#page-1-9). Wu, T. Mu, H. Ge, and Y. Xing, ''Full-range soft-switching-isolated buck-boost converters with integrated interleaved boost converter and phase-shifted control,'' *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 987–999, Feb. 2016.
- [\[10\]](#page-1-10) G. Yao, A. Chen, and X. He, "Soft switching circuit for interleaved boost converters,'' *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 80–86, Jan. 2007.
- [\[11\]](#page-1-11) F. Nejabatkhah, S. Danyali, S. H. Hosseini, M. Sabahi, and S. M. Niapour, ''Modeling and control of a new three-input DC– DC boost converter for hybrid PV/FC/battery power system,'' *IEEE Trans. Power Electron.*, vol. 27, no. 5, pp. 2309–2324, May 2012, doi: [10.1109/TPEL.2011.2172465.](http://dx.doi.org/10.1109/TPEL.2011.2172465)
- [\[12\]](#page-1-12) I.-O. Lee, S.-Y. Cho, and G.-W. Moon, "Interleaved buck converter having low switching losses and improved step-down conversion ratio,'' *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3664–3675, Aug. 2012.
- [\[13\]](#page-1-13) M. S. Bhaskar, R. Alammari, M. Meraj, S. Padmanaban, and A. Iqbal, ''A new triple-switch-triple-mode high step-up converter with wide range of duty cycle for DC microgrid applications,'' *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 7425–7441, Nov. 2019, doi: [10.1109/TIA.2019.2920807.](http://dx.doi.org/10.1109/TIA.2019.2920807)
- [\[14\]](#page-1-14) D. Wang, Z. Wang, Z. Peng, Y. Zhang, and X.-F. Cheng, "A four-phase interleaved buck-boost converter with changed load connection for the fuel cell activation,'' *IEEE Access*, vol. 9, pp. 102104–102113, 2021.
- [\[15\]](#page-1-15) T. Qie, X. Zhang, C. Xiang, Y. Yu, H. H. C. Iu, and T. Fernando, "A new robust integral reinforcement learning based control algorithm for interleaved DC/DC boost converter,'' *IEEE Trans. Ind. Electron.*, vol. 70, no. 4, pp. 3729–3739, Apr. 2023.
- [\[16\]](#page-1-16) R. Rahimi, S. Habibi, M. Ferdowsi, and P. Shamsi, ''An interleaved high step-up DC–DC converter based on integration of coupled inductor and built-in-transformer with switched-capacitor cells for renewable energy applications,'' *IEEE Access*, vol. 10, pp. 34–45, 2022.
- [\[17\]](#page-2-1) B. N. Alajmi, M. I. Marei, I. Abdelsalam, and N. A. Ahmed, ''Multiphase interleaved converter based on cascaded non-inverting buck-boost converter,'' *IEEE Access*, vol. 10, pp. 42497–42506, 2022.
- [\[18\]](#page-2-2) P. Thounthong and B. Davat, "Study of a multiphase interleaved step-up converter for fuel cell high power applications,'' *Energy Convers. Manage.*, vol. 51, no. 4, pp. 826–832, Apr. 2010.
- [\[19\]](#page-2-3) A. Averberg, H. N. Tran, C. Q. Nguyen, and A. Mertens, ''Two-stage interleaved power conditioner for connecting a 5 kW el. SOFC with a 750 v DC link,'' in *Proc. Int. Power Electron. Conf. (ECCE ASIA)*, Sapporo, Japan, Jun. 2010, pp. 2621–2628.
- [\[20\]](#page-2-4) D. Coutellier, V. G. Agelidis, and S. Choi, ''Experimental verification of floating-output interleaved-input DC–DC high-gain transformer-less converter topologies,'' in *Proc. IEEE Power Electron. Spec. Conf.*, Rhodes, Greece, Jun. 2008, pp. 15–19.
- [\[21\]](#page-2-5) S. Choi, V.G. Agelidis, J. Yang, D. Coutellier, and P. Marabeas, ''Analysis, design and experimental results of a floating-output interleaved-input boost-derived DC–DC high-gain transformer-less converter,'' *IET Power Electron.*, vol. 4, iss. 1, pp. 168–180, 2011.
- [\[22\]](#page-2-6) S. Pil Ha, J. Hyo Lee, J. Pill Hwang, J. Hyuk Choi, and C. Yuen Won, ''Two phase interleaved bidirectional DC–DC converter for electric vehicle using variable DC-link voltage,'' in *Proc. IEEE Vehicle Power Propuls. Conf.*, Oct. 2012, pp. 748–752.
- [\[23\]](#page-2-7) Y.-S. Lin, K.-W. Hu, T.-H. Yeh, and C.-M. Liaw, "An electric-vehicle IPMSM drive with interleaved front-end DC/DC converter,'' *IEEE Trans. Veh. Technol.*, vol. 65, no. 6, pp. 4493–4504, Jun. 2016.
- [\[24\]](#page-2-8) E. Barhoumi, I. Ben Belgacem, A. Khiareddine, M. Zghaibeh, and I. Tlili, ''A neural network-based four phases interleaved boost converter for fuel cell system applications,'' *Energies*, vol. 11, no. 12, p. 3423, Dec. 2018.
- [\[25\]](#page-2-9) M. S. Bhaskar, V. K. Ramachandaramurthy, S. Padmanaban, F. Blaabjerg, D. M. Ionel, M. Mitolo, and D. Almakhles, ''Survey of DC–DC nonisolated topologies for unidirectional power flow in fuel cell vehicles,'' *IEEE Access*, vol. 8, pp. 178130–178166, 2020.
- [\[26\]](#page-2-10) M. Aryanezhad, ''A robust game-theoretic optimization model for battery energy storage in multi-microgrids by considering of renewable based DGs uncertainty,'' *Electr. Power Syst. Res.*, vol. 204, Mar. 2022, Art. no. 107591.
- [\[27\]](#page-2-11) M. Aryanezhad, E. Ostadaghaee, and M. Joorabian, ''Management and coordination charging of smart park and V2G strategy based on Monte Carlo algorithm,'' in *Proc. Smart Grid Conf. (SGC)*, Tehran, Iran, Dec. 2014, pp. 1–8, doi: [10.1109/SGC.2014.7090887.](http://dx.doi.org/10.1109/SGC.2014.7090887)
- [\[28\]](#page-4-3) N. Sreeramulareddy and N. S. Kumar, "Implementation of floating output interleaved input DC–DC boost converter,'' *Int. J. Eng. (IJE) Trans. C, Aspects*, vol. 28, no. 9, pp. 286–1294, Sep. 2015.
- [\[29\]](#page-11-5) P. T. Krein, J. Bentsman, R. M. Bass, and B. Lesieutre, "On the use of averaging for analysis of power electronic system,'' *IEEE Trans. Power Electron.*, vol. 5, no. 2, pp. 182–190, Apr. 1990.
- [\[30\]](#page-16-2) *Datasheet for ARCAL 2108 EN V1.0 by Arcel | Manualzz*, ARCEL Power Electron., ARCEL, Electronique de puissance, France, 2018.
- [\[31\]](#page-11-6) L. Schmitz, D. C. Martins, and R. F. Coelho, "Comprehensive conception of high step-up DC–DC converters with coupled inductor and voltage multipliers techniques,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 6, pp. 2140–2151, Jun. 2020, doi: [10.1109/TCSI.2020.2973154.](http://dx.doi.org/10.1109/TCSI.2020.2973154)
- [\[32\]](#page-11-7) P. Kashyap and P. Mahalingam, ''Non-isolated high step-up DC–DC converter with low input current ripple,'' in *Proc. IEEE Int. Power Renew. Energy Conf. (IPRECON)*, Kollam, India, Sep. 2021, pp. 1–6, doi: [10.1109/IPRECON52453.2021.9640764.](http://dx.doi.org/10.1109/IPRECON52453.2021.9640764)
- [\[33\]](#page-11-8) R. A. Thiyagarajan, A. A. Maharaajan, A. B. Shiggavi, C. S. Ram, and M. Prabhakar, ''High step-up DC–DC converter with quartic voltage gain,'' in *Proc. Int. Conf. Intell. Solutions Smart Grids Smart Cities*, vol. 1022, 2023, p. 63.

ABDELSALAM A. AHMED was born in Kafr El Sheikh, Egypt. He received the bachelor's and M.S. degrees from Tanta University, Egypt, in 2002 and 2008, respectively, and the Ph.D. degree in electrical engineering and automation from Harbin Institute of Technology, China, in 2012.

From July 2013 to July 2014, he was a Postdoctoral Fellowship with the Department of Instrumental Science and Technology, School of Electrical Engineering and Automation, Harbin

Institute of Technology. From September 2015 to September 2016, he was a Postdoctoral Fellowship with the Department of Electrical and Information Engineering, Seoul National University of Science and Technology, Seoul, South Korea. Since 2019, he has been a Coordinator of strategic planning with the Faculty of Engineering, Tanta University (FE-TU). From May 2021 to November 2021, he was on a research project in electrical engineering with the Federation of Fuel Cells Laboratory (FCLAB), University of Technology of Belfort-Montbéliard (UTBM), Belfort, France. Since January 2023, he has been a Professor with the Department of Electrical Power and Machines Engineering, FFE-TU. He is also the Founder and the Director of the Electric and Hybrid Electric Vehicles Technology Laboratory, FE-TU. He is a peer-reviewer in many transactions and conferences. He is a supervisor of many Ph.D. and M.Sc. thesis and has published more than 50 scientific research articles. His current research interests include advanced control techniques, electric drive systems, power electronics converters, electric and hybrid electric vehicles, model predictive control in electrical drive systems and power converters, battery/ultracapacitor energy storage systems, wind/PV renewable energy systems, and fuel cell technology.

AMEL BENMOUNA (Member, IEEE) is with the FEMTO-ST Institute, FCLAB, University Bourgogne Franche-Comté, UTBM, CNRS, Belfort, France. She also works with the School of Business and Engineering, ESTA Belfort, Belfort.

MOHAMED BECHERIF received the Ph.D. degree in automatic control from the University of Paris Sud-Supélec (LSS and LGEP-CNRS), Paris, France, in 2004. In 2015, he joined the University of Technology of Belfort-Montbéliard (UTBM), Belfort, France, as an Associate Professor (HDR). He is currently with the FCLab, FR CNRS 3539, and Femto-ST, UMR 6174 CNRS, France. He is also the Head of the Grid, Storage and Conversion Division, Energy Department, UTBM. He was/is a

scientific co-responsible or partner in three European projects FP7, French, and international projects besides several industrial projects. He is the author of more than 60 journals, 150 conference papers, and six book chapters. His current research interests include modeling, nonlinear control, and energy management of hybrid and renewable systems, with special emphasis on applications. He was the General Chair of ICREGA16. He was a guest editor and a managing editor of different Elsevier journals. He is the Ambassador of the France region Nord Franche-Comté and International Examiner on energy for different countries.

MICKAEL HILAIRET (Member, IEEE) is currently a Full Professor with the University of Bourgogne Franche-Comté, Belfort, France, and the Director of the Energy Department, CNRS FEMTO-ST Laboratory, Belfort. His research interests include industrial informatics for the control, diagnosis, and prognosis of electrical systems. He was the Chair of the Technical Committee on Electronic Systems on Chip of the IEEE Industrial Electronics Society, from 2018 to 2019. He is an

Associate Editor of IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS and IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN INDUSTRIAL ELECTRONICS.

AMEENA SAAD AL-SUMAITI (Senior Member, IEEE) received the B.Sc. degree in electrical engineering from United Arab Emirates University, United Arab Emirates, in 2008, and the M.Sc. and Ph.D. degrees in electrical and computer engineering from the University of Waterloo, Canada, in 2010 and 2015, respectively. She was a Visiting Assistant Professor with Massachusetts Institute of Technology, Cambridge, MA, USA, in 2017. She is currently an Associate Professor with the

Advanced Power and Energy Center and the Department of Electrical Engineering and Computer Science, Khalifa University, Abu Dhabi, United Arab Emirates. Her research interests include power systems, electric vehicles, wireless power transfer, intelligent systems, energy economics, and energy policy. She was listed among the 2021 top 2% scientists of the world.