

Received 2 May 2024, accepted 21 May 2024, date of publication 30 May 2024, date of current version 6 June 2024.

Digital Object Identifier 10.1109/ACCESS.2024.3407102

## **RESEARCH ARTICLE**

# **Digital Linear Slope Control for Boost Converter** to Improve Load Transient

SEOKWON KIM<sup>®</sup><sup>1</sup>, (Graduate Student Member, IEEE), DONGHAN SEO<sup>2</sup>, (Student Member, IEEE), SEONGHWAN KIM<sup>2</sup>, SEUNG-UK YONG<sup>1</sup>,

AND JONG-WON SHIN<sup>103</sup>, (Senior Member, IEEE)

<sup>1</sup>Department of Smart Cities, Chung-Ang University, Seoul 06974, South Korea <sup>2</sup>School of Energy Systems Engineering, Chung-Ang University, Seoul 06974, South Korea

<sup>3</sup>Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, South Korea

Corresponding author: Jong-Won Shin (jongwonshin@snu.ac.kr)

This work was supported in part by the National Research Foundation of Korea (NRF) funded by the Ministry of Science and Information and Communication Technology (ICT) under Grant RS-2023-00217270 and Grant 2022R1C1C1010027, and in part by Chung-Ang University Research Grants, in 2022.

**ABSTRACT** Digital linear slope control (DLSC) method is proposed to attenuate the undershoot and overshoot of the output voltage of a boost converter during the load transient without sensing current. The proposed DLSC method adjusts the slope of the control signal to improve the load transient response. DLSC requires the information of output voltage only and is realized by adding only a few lines of extra program code to the conventional VMC. A mathematical analysis is performed to demonstrate the viability of the DLSC method, and the corresponding algorithms are introduced. A 10 V-15 V, 100-W boost converter operating at 100-kHz switching frequency was built and experimented to validate the effectiveness of the DLSC technique.

**INDEX TERMS** Digital control, boost converter, load transient, voltage deviation, linear slope control, transient response, voltage mode control, overshoot and undershoot.

## I. INTRODUCTION

DC-DC boost converters are widely implemented in various applications such as portable devices, electrified vehicles, and renewable energy systems due to its simple structure, low cost, and high-power efficiency [1], [2], [3], [4]. However, unlike buck converters, the presence of the right-half-plane zero (RHPZ) of duty-to-output-voltage transfer function in continuous conduction mode poses a challenge in designing high-performance controllers [5], [6], [7], [8], [9], [10], [11], [12].

Voltage mode control (VMC) is one of the simplest control methods for DC-DC converters. The VMC utilizes a compensator to adjust the unity gain bandwidth (UGB) and phase margin of the loop gain for desired transient response and stability of a converter. Yet, the RHPZ of a boost converter limits the maximum UGB, which causes poor transient performance

The associate editor coordinating the review of this manuscript and approving it for publication was Kai Song<sup>(b)</sup>.

such as high undershoot and overshoot in the output voltage and long settling time.

Extensive research has been carried out to enhance the transient performance. One of the representative methods is current-mode control such as peak, average, valley current control [2], [13], [14]. The current-mode control attenuates the effect of the RHPZ by using two loops–inner loop for inductor current and outer loop for output voltage control. The two-loop control simplifies the design of a compensator by changing a quadratic pole of the power stage into a single pole [2].

Although the current-mode control increases UGB, its use may be limited in high power application because of the bulky and costly circuitry for current sensing. To overcome the disadvantage of the current-mode control,  $V^2$  control method was introduced in [15], [16], [17], [18], and [19]. The current sensor is not required for  $V^2$  control because the output voltage ripple provides the information of the inductor current. However, the conventional  $V^2$  control, originally intended for buck converters, cannot be applied to boost converters due to the discontinuous current flow in their output capacitors [15]. Therefore, valley  $V^2$  control method is especially utilized for boost converters [15], [16]. While these  $V^2$  control methods are attractive for improving the transient response without inductor current sensing, high equivalent series resistance (ESR) of the output capacitor degrades the performance of a converter [16].

With the advancement and decreasing price of digital control processors, digital control in DC-DC converters has become widespread. Real-time tuning improves the transient response by enhancing the digital controllers during load changes [20], [21], [22], [23], [24], [25], [26]. Converting complex and expensive analog circuits into digital codes facilitates the implementation of various control methods [27], [28], [29], [30], [31]. Nevertheless, many digital control techniques require more sensors or complicated algorithms than the VMC.

In this paper, A digital linear slope control (DLSC) method is proposed for the boost converter to mitigate the overshoot and undershoot of the output voltage during a load transient. The DLSC modulates the slope of the control signal  $v_c$  during the load transient to attenuate the output voltage deviation. The proposed method is realized by detecting the output voltage  $v_o$  only without requiring any additional hardware such as current sensors. Algorithm for the DLSC is constructed using addition and subtraction operations to reduce the workload on a microcontroller unit (MCU).

This paper is structured as follows: Section II provides an explanation of the proposed DLSC method. In Section III, the algorithms to implement the DLSC method are presented. Experimental results are discussed in Section IV, followed by conclusions in Section V.

## **II. DIGITAL LINEAR SLOPE CONTROL METHODS**

The schematic of the boost converter with the proposed DLSC method is depicted in Fig. 1. The circuit elements  $Q_1$ ,  $Q_2$ , L, C, and R are the low-side switch, high-side switch, input inductor, output capacitor, and load resistance, respectively. Currents through L, C, and R are denoted as  $i_L$ ,  $i_c$ , and  $i_0$ . The input and output voltages are expressed as  $V_g$  and  $v_o$ , respectively.

The DLSC controller block (yellow shaded area in Fig. 1), which consists of load transient detector (LTD), step-up transient mode, and step-down transient mode, is added to the voltage-mode control loop of the conventional VMC. The analog output of the voltage sensor is transformed into the digital signal  $v_{o.sen}$  through an analog-to-digital converter (ADC) in MCU. The LTD receives  $v_{o.sen}$  and generates the signal *flag*. The output of the step-up transient mode, step-down transient mode, and conventional VMC mode are defined as  $v_{cu}$ ,  $v_{cd}$ , and  $v_{cc}$ , respectively. If *flag* is 1,  $v_c$  becomes  $v_{cc}$  based on the error signal  $v_e$ , which is equal to  $v_{o.sen} - v_{ref}$ . When *flag* is set 2,  $v_c$  switches to  $v_{cd}$  that decreases linearly with the slope  $-m_d$ . If *flag* is 3,  $v_c$  becomes  $v_{cu}$  which increases linearly with the slope  $m_u$ . The gate



**FIGURE 1.** The schematic of a boost converter with the proposed DLSC method.

signal  $v_{PWM}$  is finally generated by comparing the saw-tooth waveform  $v_{saw}$  and  $v_c$ .

## A. OPERATION OF DIGITAL LONEAR SLOPE CONTROL

Fig. 2 illustrates the operation of the proposed DLSC. Four threshold voltages such as  $V_{\text{thd1}}$ ,  $V_{\text{thd2}}$ ,  $V_{\text{thu1}}$ , and  $V_{\text{thu2}}$  are set by the LTD to detect load transients. When  $v_0$  reaches each threshold voltage, *flag* changes to determine the operation mode of DLSC. The blanking windows A, B, C, and D are also configured by the LTD. The lengths of the blanking windows are defined as  $T_A$ ,  $T_B$ ,  $T_C$ , and  $T_D$ , respectively. During each blanking window, the LTD stops working to prevent inappropriate operation due to noise signals.

When the load current steps down,  $v_o$  exhibits an overshoot. Once  $v_o$  reaches  $V_{\text{thd1}}$  at  $t_{d1}$ , *flag* changes from 1 to 2. The blanking window A is triggered during  $T_A$ , pausing the LTD until  $t_{d2}$ . When  $v_o$  hits  $V_{\text{thd2}}$ , *flag* is reset to 1 to recover the operation of the conventional VMC. The LTD remains idle during  $T_B$  to allow  $v_o$  to stabilize in a steady state.

Conversely,  $v_0$  experiences an undershoot during the step-up load transient. Upon  $v_0$  reaching  $V_{\text{thu1}}$  at  $t_{u1}$ , *flag* switches from 1 to 3. The blanking window C is activated during  $T_{\text{C}}$ , causing the LTD to halt until  $t_{u2}$ . Once  $v_0$  reaches  $V_{\text{thu2}}$ , *flag* reverts to 1, resuming the operation by conventional VMC. The blanking window D continues during  $T_{\text{D}}$  before  $v_0$  reaches the steady state. The aforementioned



FIGURE 2. The operation of the proposed DLSC method.

sequences repeat throughout the operation of the boost converter to reduce the overshoot and undershoot of  $v_0$  during the load transient.

## B. OVERSHOOT DURING THE STEP-DOWN LOAD TRANSIENT

The key waveforms of the boost converter with DLSC during the step-down load transient are illustrated in Fig. 3. The averaged  $i_{\rm L}$  and  $i_{\rm c}$  are expressed as  $i_{\rm L.avg}$  and  $i_{\rm c.avg}$ , respectively. The peak-to-peak voltage of  $v_{\rm saw}$  is defined as  $V_{\rm M}$ . When  $i_{\rm o}$ decreases from  $I_{\rm o1}$  to  $I_{\rm o2}$ ,  $v_{\rm o}$  starts to increase. The controller operates by the conventional VMC mode until  $v_{\rm o}$  reaches the  $V_{\rm thd1}$ . If  $v_{\rm o}$  reaches  $V_{\rm thd1}$  at  $t_1$ , the first interval of the step-down transient mode begins. Until the end of *i*-th interval or  $t_{i+1}$ ,  $i_{\rm o}(t)$  decreases to  $I_{\rm o2}$  with the slope of  $m_{\rm o}$  as (1) and then keeps  $I_{\rm o2}$  after  $t_{i+1}$ .

$$i_{\rm o}(t) = m_{\rm o}(t - t_0) + I_{\rm o1} \tag{1}$$

Accessing  $v_c(t_1)$  from the memory of MCU enables straightforward calculation of  $v_{cd}$  as (2).

$$v_{\rm cd}(t) = v_{\rm c}(t_1) - m_{\rm d}(t - t_1)$$
 (2)

Because  $v_c(t)$  should have discrete values in MCU, its calculation is derived as (3) after  $t_1$ .

$$v_{\rm c}\left(t\right) = \left\lfloor v_{\rm cd}\left(t\right) \right\rfloor \tag{3}$$

The symbol  $\lfloor x \rfloor$  in (3) indicates rounding down *x*. When  $T_i$  in Fig. 3 is defined by (4),  $i_L(t_{i+1})$  is derived as (5) with  $m_{Li}$  calculated as (6).

$$T_{\rm i} = \left(1 - \frac{v_{\rm c}\left(t_{\rm i}\right)}{V_{\rm M}}\right) T_{\rm s} \tag{4}$$

$$i_{\rm L}(t_{\rm i+1}) = i_{\rm L}(t_{\rm i}) + m_{\rm Li}T_{\rm s}$$
 (5)

$$m_{\rm Li} = \frac{V_{\rm g} T_{\rm s} - v_{\rm o} (t_{\rm i}) T_{\rm i}}{L T_{\rm s}} \tag{6}$$



**FIGURE 3.** The key waveforms during the step-down load transient with the DLSC method.

In Fig. 4,  $i_c$  tracks  $-i_o$  from  $t_i$  to  $t_i'$  and follows  $i_L(t)-i_o(t)$  from  $t_i'$  to  $t_{i+1}$ . As a result,  $i_{c.avg}(t)$  is determined as (7) using (8).

$$i_{c.avg}(t_{i+1}) = \frac{1}{T_s} \left( \int_{t_i}^{t_i + T_s - T_i} -i_o(t) dt + \int_{t_i + T_s - T_i}^{t_{i+1}} i_L(t) - i_o(t) dt \right)$$
  
=  $i_{c.avg}(t_i) + m_{ci}T_s$  (7)



FIGURE 4. The waveforms of *i*<sub>L.avg</sub>, *i*<sub>o</sub>, and *i*<sub>c</sub> during *i*-th interval.



**FIGURE 5.** The variation of  $\Delta V_0$  according to  $m_d$ .

$$m_{\rm ci} = \left(-m_{\rm o} + m_{\rm Li} \left(1 - \frac{v_{\rm c} (t_{\rm li})}{V_{\rm M}}\right) \left(1 + \frac{v_{\rm c} (t_{\rm li})}{V_{\rm M}}\right)\right) \tag{8}$$

The blue shaded area  $A_0$  in Fig. 3 is calculated using  $v_0(t_0)$ ,  $V_{\text{thd1}}$ , and C as (9) and  $i_c(t_1)$  is calculated as (10).

$$A_0 = C \left( V_{\text{thd}1} - v \left( t_0 \right) \right)$$
(9)

$$i_{\rm c.avg}(t_1) = \sqrt{-2A_0m_0}$$
 (10)

Equation (11) calculates  $A_i$ , and (12) determines the output voltage deviation in the *i*-th interval  $\Delta V_{oi}$ .

$$A_{i} = \frac{(i_{c}(t_{i}) + i_{c}(t_{i+1})) T_{s}}{2}$$
(11)

$$\Delta V_{\rm oi} = \frac{A_{\rm i}}{C} \tag{12}$$

The calculation of  $v_0(i+1)$  is computed by (13) and the total voltage deviation  $\Delta V_0$  is derived as (14) through k iterations of (1)-(13) until  $\Delta V_{0i}$  falls below zero.

$$v_{\rm o}(t_{\rm i+1}) = v_{\rm o}(t_{\rm i}) + \Delta V_{\rm oi}$$
 (13)



FIGURE 6. The key waveforms during the step-up load transient with the DLSC method.



**FIGURE 7.** The variation of  $\Delta V_0$  according to  $m_u$ .

$$\Delta V_{\rm o} = \sum_{i=0}^{k} \Delta V_{\rm oi} \tag{14}$$

The blue curve in Fig. 5 is derived from (1)-(14) and shows that increasing  $m_d$  enables the decrease of  $\Delta V_o$ .

## C. UNDERSHOOT DURING THE STEP-UP LOAD TRANSIENT

The key waveforms of the boost converter with DLSC during the step-up load transient are illustrated in Fig. 6. When  $i_0$ increases from  $I_{o2}$  to  $I_{o1}$ ,  $v_0$  begins to decrease. The conventional VMC regulates  $v_0$  until it hits  $V_{\text{thu1}}$ . If  $v_0$  reaches  $V_{\text{thu1}}$ at  $t_1$ , the step-up transient mode begins. Until the end of *i*-th



FIGURE 8. The flowchart of the proposed DLSC method.

interval or  $t_{i+1}$ ,  $i_0(t)$  increases to  $I_{01}$  with the slope of  $m_0$  as (15) and then keeps  $I_{01}$  after  $t_{i+1}$ .

$$i_{\rm o}(t) = m_{\rm o}(t - t_0) + I_{\rm o2}$$
 (15)

Accessing  $v_c(t_1)$  from the memory of MCU enables straightforward calculation of  $v_{cu}$  as (16).

$$v_{\rm cu}(t) = v_{\rm c}(t_1) + m_{\rm u}(t - t_1)$$
 (16)

Because  $v_c(t)$  should have discrete values in MCU, its calculation is derived as (17) after  $t_1$ .

$$v_{\rm c}\left(t\right) = \left\lfloor v_{\rm cu}\left(t\right) \right\rfloor \tag{17}$$

The blue shaded area  $A_0$  in Fig. 6 is calculated with  $v_0(t_0)$ ,  $V_{\text{thu1}}$ , and C as (18) and  $i_{\text{c.avg}}(t_1)$  is calculated as (19).

$$A_0 = C \left( V_{\text{thu}1} - v \left( t_0 \right) \right)$$
(18)

$$i_{\rm c.avg}(t_1) = \sqrt{2A_0m_0}$$
 (19)

Eqs. (4)-(8) and (11)-(14) are again used to compute  $\Delta V_0$  during the step-up load transient. The blue line in Fig. 7

is obtained from (4)-(8) and (11)-(19) and illustrates that increasing  $m_{\rm u}$  achieves the decrease in  $\Delta V_{\rm o}$ .

## **III. ALGORITHM FOR THE PROPOSED METHOD**

The flow chart in Fig. 8 illustrates how the proposed DLSC works. The LTD is realized by the simple blocks in green shaded area. The other blocks are for the three operation modes shown in Fig. 1: step-up transient mode, step-down transient mode, and conventional VMC mode.

The LTD has eight parameters:  $k_{d1}$ ,  $k_{d2}$ ,  $k_{u1}$ ,  $k_{u2}$ ,  $k_{rd1}$ ,  $k_{rd2}$ ,  $k_{ru1}$ , and  $k_{ru2}$ . The parameters  $k_{d1}$ ,  $k_{d2}$ ,  $k_{u1}$ , and  $k_{u2}$  determine the threshold voltages in Fig. 2 as (20)-(23) where  $k_{ADC}$  and  $k_v$  represent the gains of the ADC and the voltage sensor, respectively.

$$V_{\text{thd1}} = \frac{k_{\text{d1}}}{k_{\text{ADC}}k_{\text{v}}} \tag{20}$$

$$V_{\rm thd2} = \frac{k_{\rm d2}}{k_{\rm ADC}k_{\rm v}} \tag{21}$$

$$V_{\rm thu1} = \frac{k_{\rm u1}}{k_{\rm ADC}k_{\rm v}} \tag{22}$$



**FIGURE 9.** The pseudo code for the proposed DLSC: (a) conventional VMC mode, (b) step-down transient mode, (c) step-up transient mode, and (d) load transient detector.

TABLE 1. Specification for the Prototype Boost Converter.

Name	Value	Description	
$T_{\rm s}$	10 µs	Switching period	
$f_{\rm s}$	100 kHz	Switching frequency	
$V_{\rm g}$	10 V	Input voltage	
vo	15 V	Output voltage	
С	600 µF	RFS-50V470MH4 (Elna)	
L	20 µF	B82559A023A024 (EPCOS)	
$Q_1, Q_2$	-	STP140N6F7(STMicroelectronics)	
Gate driver	-	IR2184 (Infineon Technologies)	

$$V_{\rm thu2} = \frac{k_{\rm u2}}{k_{\rm ADC}k_{\rm v}} \tag{23}$$

The periods of the blanking windows in Fig. 2 are configured by setting  $k_{rd1}$ ,  $k_{rd2}$ ,  $k_{ru1}$ , and  $k_{ru2}$  as (24)-(27).

$$T_{\rm A} = k_{\rm rd1} T_{\rm s} \tag{24}$$

$$T_{\rm B} = k_{\rm rd2} T_{\rm s} \tag{25}$$

$$T_{\rm C} = k_{\rm ru1} T_{\rm s} \tag{26}$$

$$T_{\rm D} = k_{\rm ru2} T_{\rm s} \tag{27}$$

The LTD is activated when  $k_{rd2} = k_{ru2} = 0$ . The DLSC operates in the conventional VMC mode with an integrator where the coefficient of  $v_e(n-1)$  is set to  $b_1$  during the steady state,  $T_B$  and  $T_D$  in Fig. 2. When the LTD is activated and

#### TABLE 2. Parameters for the Proposed DLSC Method.

Name	Value	Description
$b_1$	0.0003	Coefficient
		for the conventional VMC
$k_{d1}$	2360	$V_{\rm thd1} = 15.22 \ { m V}$
$k_{d2}$	2430	$V_{\rm thd2} = 15.68 \ { m V}$
$k_{u1}$	2290	$V_{\rm thu1} = 14.8 \ { m V}$
$k_{u2}$	2220	$V_{\rm thu1} = 14.3 \ { m V}$
$k_{\rm rd1}$	9	$T_{\rm A} = 90 \ \mu { m s}$
$k_{\rm rd2}$	100	$T_{\rm B} = 1  { m ms}$
$k_{ru1}$	9	$T_{\rm C} = 90 \ \mu s$
$k_{\rm ru2}$	100	$T_{\rm D} = 1  \mathrm{ms}$

 $v_{o.sen}$  exceeds  $k_{d1}$ , the step-down transient mode is initiated with *flag* being 2. Once the step-down transient mode is activated,  $k_{rd1}$  and  $v_{cd}(t_{d1})$  are set to  $r_{d1}$  and  $v_{cc}(t_{d1})$ , respectively. At the same time,  $v_{cc}(t_{d1})$  remains in the memory of MCU. In every switching period  $T_s$ ,  $k_{rd1}$  decreases by 1 and  $v_c$ decreases by  $m_d$  until  $k_{rd1}$  reaches zero. If  $k_{rd1}$  becomes zero, the LTD waits for  $v_{o.sen}$  to drop below  $k_{d2}$  and then changes *flag* to 1. Upon transitioning the step-down load transient mode into the conventional VMC mode,  $k_{rd2}$  is set to  $r_{d2}$  and  $v_{cc}(n-1)$  is set to  $v_{cc}(t_{d1})$ .

If  $v_{o.sen}$  is equal to or smaller than  $k_{d1}$  and smaller than  $k_{u1}$ , the proposed controller operates in the step-up load transient mode, changing *flag* to 3. At the beginning of the step-up load transient mode,  $k_{ru1}$  and  $v_{cu}(t_{u1})$  are assigned to  $r_{u1}$  and  $v_{cc}(t_{u1})$ , respectively. Simultaneously,  $v_{cc}(t_{u1})$  is saved in the memory of MCU. In every  $T_s$ ,  $k_{ru1}$  decreases by 1 and  $v_c$ increases by  $m_u$  until  $k_{ru1}$  reaches zero. If  $k_{ru1}$  becomes zero, the LTD waits until  $v_{o.sen}$  exceeds  $k_{u2}$  and then changes *flag* to 1. When the operation mode returns into the conventional VMC mode,  $k_{ru2}$  is set to  $r_{u2}$  and  $v_{cc}(n-1)$  is set to  $v_{cc}(t_{u1})$ .

Fig. 9 shows pseudo code for the proposed DLSC. The array X[k] represents X(*n*-k), e.g.,  $v_e$  [1] denotes  $v_e(n-1)$ . The parameter  $v_{ccR}$  is utilized to memorize  $v_{cc}(t_{d1})$  and  $v_{cc}(t_{u1})$  when the operation mode changes from the conventional VMC mode into the other operation modes. The conventional VMC mode, step-down transient mode, step-up transient mode, and the LTD are programmed in C language as in Figs. 9(a), 9(b), 9(c), and 9(d), respectively. The digital codes consist of a few conditionals and simple math functions such as subtraction and addition, aiming not to burden MCU excessively.

## **IV. EXPERIMENTAL RESULTS**

A prototype boost converter shown in Fig. 10 was built according to the specifications listed in Table 1 and tested using MCU, LAUNCHXL-280049C, manufactured by Texas Instruments. The load resistance *R* in Fig. 1 was realized by the electronic load PLZ1005WH from KIKUSUI, while the voltage source  $V_g$  in Fig. 1 was by the GEN100-15 from TDK- Lambda. The load change in the following experimental waveforms exhibits a slew rate of 8 A/ms which is the maximum current slew rate provided by PLZ1005WH. Table 2 shows the value of the parameters for DLSC method. The VMC controller was designed to have low bandwidth



FIGURE 10. The photograph of the prototype boost converter to validate the proposed DLSC.



FIGURE 11. The experimental waveforms during the steady state at the output power of (a) 50 W and (b) 100 W.



FIGURE 12. The experimental waveforms during the step-down load transient when the conventional VMC is applied.

such as a few hundred hertz by setting  $b_1$  in Fig. 9(a) to 0.0003. The values of  $k_{d1}$  and  $k_{d2}$  were assigned 2360 and 2430 to set  $V_{thd1}$  and  $V_{thd2}$  to 15.22 V and 15.68 V,

respectively. The voltages  $V_{\text{thu1}}$  and  $V_{\text{thu2}}$  were configured to 14.8 V and 14.3 V by setting  $k_{u1}$  and  $k_{u2}$  to 2290 and 2220, respectively. The lengths of the blanking windows A and C

76832



FIGURE 13. The experimental waveforms during the step-down load transient when the proposed DLSC is applied with  $m_d = 2/T_s$ .



**FIGURE 14.** The experimental waveforms during the step-down load transient when the proposed DLSC is applied at  $m_d = 10/T_s$ .



FIGURE 15. The experimental waveforms during the step-up load transient when the conventional VMC is applied.

were adjusted to  $9T_s$  by setting both  $k_{rd1}$  and  $k_{rd2}$  to 9, determined by finding *i* when  $v_o$  is larger than  $V_{thd2}$  and  $V_{thu2}$  using (1)-(20). The lengths of blanking window B and D were set  $100T_s$  by setting  $k_{rd2}$  and  $k_{ru2}$  to 100, which are longer than the settling time of the proposed DLSC.

Figs. 11-17 show the experimental waveforms of the prototype boost converter, demonstrating the performance of the proposed DLSC method. The experimental waveforms during the steady states outputting 50 W and 100 W are depicted in Figs. 11(a) and 11(b), respectively. The green, red, cyan, and blue traces correspond to  $i_{\rm L}$ ,  $v_0$ ,  $v_{\rm in}$ , and  $v_{\rm PWM}$ , respectively. The time scale is 2  $\mu$ s/div. Figs. 12-17 display the waveforms during the load transient, all in 500- $\mu$ s/div. time scale. The cyan, green, and red traces correspond to



FIGURE 16. The experimental waveforms during the step-up load transient when the proposed DLSC is applied with  $m_u = 2/T_s$ .



FIGURE 17. The experimental waveforms during the step-up load transient when the proposed DLSC is applied with  $m_u = 10/T_s$ .

TABLE 3. Required Circuit Components to Implement Four Control Methods.

Control method	Conventional VMC [4]	Current mode control [2]	V <sup>2</sup> control [15]	Proposed control
Voltage sensor	0	О	0	О
Current sensor	Х	О	Х	Х
High ESR output capacitor	Х	Х	О	Х

 $i_0$ ,  $i_L$ , and  $v_0$ , respectively. The blue trace  $v_{ca}$  represents  $v_c$ , which is converted into an analog signal according to (28).

$$v_{\rm ca}(t) = \frac{3.3}{4096} v_{\rm c}(t) \tag{28}$$

Figs. 12, 13, and 14 depict the waveforms observed during the step-down load transient from 6.67 A to 3.33 A. The conventional VMC was applied for Fig. 12 and  $v_{ca}$  hardly changes during the load transient. This little change of  $v_{ca}$ causes the large difference between  $i_L$  and  $i_o$  and thus considerable  $\Delta V_o$  such as 1.04 V in Fig. 12. When the proposed DLSC is applied,  $v_{ca}$  decreased with a constant slope  $m_d$ during the load transient as shown in Figs. 13 and 14. When  $m_d = 2/T_s$ ,  $\Delta V_o$  was measured 0.84 V in Fig. 13, which was 80.8% of  $\Delta V_o$  in Fig. 11. When  $m_d$  was increased to  $10/T_s$ ,  $v_{ca}$ became steeper than when  $m_d = 2/T_s$  as shown in Fig. 14. As a result,  $i_{\rm L}$  changes more rapidly to further reduce  $\Delta V_{\rm o}$  to 0.6 V, which represents 57.7% of  $\Delta V_{\rm o}$  by the conventional VMC. The experimental results during the step-down load transient were expressed by red dots in Fig. 5. The experimental results and the analysis conducted in Section II fit well together.

Figs. 15, 16, and 17 depict the waveforms observed during the step-up load transient from 3.33 A to 6.67 A. In Fig. 15,  $\Delta V_o$  was measured as 0.96 V using the conventional VMC due to little variation in  $v_c$ . The operations with the proposed DLSC applied are in Figs. 16 and 17 where  $v_{ca}$  linearly increased with the slope of  $m_u$  during the step-up load transient. In Fig. 16,  $\Delta V_o$  was 0.8 V when  $m_u = 2/T_s$ , accounting for 87.5% of  $\Delta V_o$  in Fig. 15. When  $m_u$  was increased to  $10/T_s$ ,  $\Delta V_o$  measured as 0.56 V in Fig. 17, representing 58.3% of  $\Delta V_o$  measured in Fig. 15. The experimental results during the step-up load transient were expressed by red dots in Fig. 7. The experimental results and the analysis conducted in Section II fit well together.

Table 3 compares the required circuit components for the four representative control methods: conventional VMC [4], current mode control [2],  $V^2$  control [15], and proposed control. The proposed control does not require additional components compared to the conventional VMC as shown in Table 3 while it exhibited better performance as demonstrated in the experimental results.

## **V. CONCLUSION**

The DLSC method for a boost converter was proposed to reduce  $\Delta V_0$  during the load transient. The LTO, step-down transient mode, and step-up transient mode were added to the conventional VMC to realize DLSC. The proposed method was implemented by simple and straightforward program code of addition and subtraction operations, aiming to minimize the extra computational load on MCU. A 10 V-15 V 100-kHz prototype boost converter was built and tested to verify the performance of the proposed DLSC method. During the step-down load transient,  $\Delta V_o$  decreased by 19.2% when  $m_{\rm d} = 2/T_{\rm s}$  and by 42.3% when  $m_{\rm d} = 10/T_{\rm s}$ . The reduction of  $\Delta V_o$  was 12.5% when  $m_{\rm u} = 2/T_{\rm s}$  and 41.7% when  $m_{\rm u} =$ 10/T<sub>s</sub> during the step-up load transient. The higher slope of  $v_{\rm c}$  further reduced the undershoot and overshoot of  $v_{\rm o}$  and closely matched the analysis in Section II. The experimental results, which match well with analysis, demonstrated that the proposed method improves the transient response without current sensors and extra circuit components.

### REFERENCES

- [1] S. Alevoor, R. D. Nayak, B. Talele, A. Ray, J. D. Rutkowski, T. Stockstad, and B. Bakkaloglu, "A 95.2% efficiency DC–DC boost converter using peak current fast feedback control (PFFC) for improved load transient response," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 70, no. 3, pp. 1097–1109, Mar. 2023.
- [2] Y.-R. Huang, C.-J. Chen, J.-C. Wu, and T.-W. Huang, "A fast-transient boost converter with peak passive ripple mode control and AC couple," *IEEE Trans. Power Electron.*, vol. 38, no. 10, pp. 12975–12987, Oct. 2023.
- [3] P. Verma, M. N. Anwar, M. K. Ram, and A. Iqbal, "Internal model control scheme-based voltage and current mode control of DC–DC boost converter," *IEEE Access*, vol. 11, pp. 110558–110569, 2023.
- [4] C. Yanarates and Z. Zhou, "Design and cascade PI controller-based robust model reference adaptive control of DC–DC boost converter," *IEEE Access*, vol. 10, pp. 44909–44922, 2022.
- [5] S.-Y. Li, Y.-A. Lin, Z.-L. Huang, J.-J. Lee, K.-H. Chen, Y.-H. Lin, S.-R. Lin, and T.-Y. Tsai, "A high conversion ratio and 97.4% high efficiency three-switch boost converter with duty-dependent charge topology for 1.2-A high driving current and 20% reduction of inductor DC current in MiniLED applications," *IEEE J. Solid-State Circuits*, vol. 57, no. 6, pp. 1877–1887, Jun. 2022.
- [6] W. Hong and M. Lee, "A 10-MHz current-mode AOT boost converter with dual-ramp modulation scheme and translinear loop-based current sensor for WiFi IoT applications," *IEEE J. Solid-State Circuits*, vol. 56, no. 8, pp. 2388–2401, Aug. 2021.
- [7] T. Kobaku, R. Jeyasenthil, S. Sahoo, R. Ramchand, and T. Dragicevic, "Quantitative feedback design-based robust PID control of voltage mode controlled DC–DC boost converter," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 1, pp. 286–290, Jan. 2021.
- [8] S.-U. Shin, S.-W. Hong, H.-M. Lee, and G.-H. Cho, "High-efficiency hybrid dual-path step-up DC–DC converter with continuous output-current delivery for low output voltage ripple," *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 6025–6038, Jun. 2020.

- [9] Z. Wang, S. Li, and Q. Li, "Continuous nonsingular terminal sliding mode control of DC–DC boost converters subject to time-varying disturbances," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 11, pp. 2552–2556, Nov. 2020.
- [10] B. Poorali and E. Adib, "Right-half-plane zero elimination of boost converter using magnetic coupling with forward energy transfer," *IEEE Trans. Ind. Electron.*, vol. 66, no. 11, pp. 8454–8462, Nov. 2019.
- [11] Y. Zhang, H. Liu, J. Li, M. Sumner, and C. Xia, "DC–DC boost converter with a wide input range and high voltage gain for fuel cell vehicles," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4100–4111, May 2019.
- [12] Y.-K. Luo, Y.-P. Su, Y.-P. Huang, Y.-H. Lee, K.-H. Chen, and W.-C. Hsu, "Time-multiplexing current balance interleaved current-mode boost DC– DC converter for alleviating the effects of right-half-plane zero," *IEEE Trans. Power Electron.*, vol. 27, no. 9, pp. 4098–4112, Sep. 2012.
- [13] P. Li, Y. Wang, L. Liu, X. Li, and Z. Zuo, "Low frequency currentmode control for DC–DC boost converters with overshoot suppression," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 11, pp. 4702–4713, Nov. 2022.
- [14] A. El Aroudi, R. Haroun, M. Al-Numay, J. Calvente, and R. Giral, "A large-signal model for a peak current mode controlled boost converter with constant power loads," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 1, pp. 559–568, Feb. 2021.
- [15] G. Zhou, G. Mao, S. Zhou, Z. Li, and M. Leng, "Digital valley V2 control for boost converter with fast load-transient performance," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 10, pp. 2089–2093, Oct. 2020.
- [16] M. Leng, G. Zhou, Q. Tian, G. Xu, and F. Blaabjerg, "Small signal modeling and design analysis for boost converter with valley V2 control," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13475–13487, Dec. 2020.
- [17] C.-C. Fang and R. Redl, "Subharmonic stability limits for the buck converter with ripple-based constant on-time control and feedback filter," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 2135–2142, Apr. 2014.
- [18] G. Zhou, J. Xu, and J. Wang, "Constant-frequency peak-ripple-based control of buck converter in CCM: Review, unification, and duality," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1280–1291, Mar. 2014.
- [19] J. Sun, "Characterization and performance comparison of ripple-based control for voltage regulator modules," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 346–353, Mar. 2006.
- [20] C. Chen, L. Li, Q. Zhang, Q. Tong, K. Liu, D. Lyu, and R. Min, "Online inductor parameters identification by small-signal injection for sensorless predictive current controlled boost converter," *IEEE Trans. Ind. Informat.*, vol. 13, no. 4, pp. 1554–1564, Aug. 2017.
- [21] K. Hariharan and S. Kapat, "Near optimal controller tuning in a currentmode DPWM boost converter in CCM and application to a dimmable LED array driving," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 2, pp. 1031–1043, Jun. 2019.
- [22] O. Trescases, A. Prodic, and W. T. Ng, "Digitally controlled current-mode DC–DC converter IC," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 1, pp. 219–231, Jan. 2011.
- [23] J. Morroni, R. Zane, and D. Maksimovic, "Design and implementation of an adaptive tuning system based on desired phase margin for digitally controlled DC–DC converters," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 559–564, Feb. 2009.
- [24] M. Shirazi, R. Zane, and D. Maksimovic, "An autotuning digital controller for DC–DC power converters based on online frequency-response measurement," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2578–2588, Nov. 2009.
- [25] Y.-F. Liu, E. Meyer, and X. Liu, "Recent developments in digital control strategies for DC/DC switching power converters," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2567–2577, Nov. 2009.
- [26] L. Corradini, P. Mattavelli, W. Stefanutti, and S. Saggini, "Simplified model reference-based autotuningfor digitally controlled SMPS," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1956–1963, Jul. 2008.
- [27] Q. Tong, Q. Zhang, R. Min, X. Zou, Z. Liu, and Z. Chen, "Sensorless predictive peak current control for boost converter using comprehensive compensation strategy," *IEEE Trans. Ind. Electron.*, vol. 61, no. 6, pp. 2754–2766, Jun. 2014.
- [28] X. Jing and P. K. T. Mok, "A fast fixed-frequency adaptive-on-time boost converter with light load efficiency enhancement and predictable noise spectrum," *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2442–2456, Oct. 2013.

- [29] R.-J. Wai and L.-C. Shih, "Adaptive fuzzy-neural-network design for voltage tracking control of a DC–DC boost converter," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 2104–2115, Apr. 2012.
- [30] S. Saggini, M. Ghioni, and A. Geraci, "An innovative digital control architecture for low-voltage, high-current DC–DC converters with tight voltage regulation," *IEEE Trans. Power Electron.*, vol. 19, no. 1, pp. 210–218, Jan. 2004.
- [31] J. Chen, A. Prodic, R. W. Erickson, and D. Maksimovic, "Predictive digital current programmed control," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 411–419, Jan. 2003.



**SEONGHWAN KIM** is currently pursuing the B.S. degree in energy systems engineering with Chung-Ang University, Seoul, South Korea. His research interests include power conversion systems and its control.



**SEOKWON KIM** (Graduate Student Member, IEEE) received the B.S. degree in energy systems engineering from Chung-Ang University, Seoul, South Korea, in 2021, and the M.S. degree from the Department of Smart Cities, Chung-Ang University, in 2023, where he is currently pursuing the Ph.D. degree. His research interests include dc-dc converters, digital control, and electrified systems.



**SEUNG-UK YONG** received the B.S. degree in energy system engineering from Chung-Ang University, Seoul, South Korea, in 2023, where he is currently pursuing the M.S. degree with the Department of Smart Cities. His research interests include digital power conversion and modeling of power converters.



**DONGHAN SEO** (Student Member, IEEE) is currently pursuing the B.S. degree in energy systems engineering with Chung-Ang University, Seoul, South Korea. His research interests include modeling and digital control.



**JONG-WON SHIN** (Senior Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 2006 and 2013, respectively. From 2013 to 2015, he was a Postdoctoral Researcher with Virginia Tech, Blacksburg, VA, USA. From 2015 to 2018, he was a Senior Scientist with the Electronics Research Department, Toyota Research Institute of North America, Ann Arbor, MI, USA. He was an Assistant Professor

with Chung-Ang University, Seoul, from 2018 to 2022, and as an Associate Professor, from 2022 to 2024. He was a Visiting Associate Professor with Nagoya University, Nagoya, Japan, from 2021 to 2024. He joined with Seoul National University, in 2024, where he is currently an Assistant Professor. His research interests include power conversion, energy management, and power semiconductor packaging.

. . .