

Received 10 April 2024; revised 29 June 2024; accepted 10 July 2024. Date of publication 29 July 2024; date of current version 7 August 2024.
The review of this article was arranged by Editor S. Menzel.

Digital Object Identifier 10.1109/JEDS.2024.3434598

Plasma-Enhanced Atomic Layer Deposition-Based Ferroelectric Field-Effect Transistors

CHINSUNG PARK^{ID 1,2} (Graduate Student Member, IEEE),
PRASANNA VENKAT RAVINDRAN^{ID 1} (Graduate Student Member, IEEE), DIPJYOTI DAS³ (Member, IEEE),
PRIYANKKA GUNDLAPUDI RAVIKUMAR¹ (Graduate Student Member, IEEE),
CHENGYANG ZHANG^{ID 1} (Graduate Student Member, IEEE),
NASHRAH AFROZE¹ (Graduate Student Member, IEEE),
LANCE FERNANDES^{ID 1} (Graduate Student Member, IEEE),
YU HSIN KUO^{ID 1} (Graduate Student Member, IEEE), JAE HUR^{ID 4} (Member, IEEE),
HANG CHEN¹ (Member, IEEE), MENGKUN TIAN¹ (Member, IEEE), WINSTON CHERN¹ (Member, IEEE),
SHIMENG YU^{ID 1} (Fellow, IEEE), AND ASIF ISLAM KHAN¹ (Senior Member, IEEE)

¹ School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332, USA

² R/D division, SK Hynix inc., Icheon 17336, South Korea

³ School of Electronics and Communication Engineering, National Institute of Technology Silchar, Silchar 788010, India

⁴ Logic Technology Development, Intel Corporation, Hillsboro, OR 97124, USA

CORRESPONDING AUTHOR: C. PARK (e-mail: cpark97@gatech.edu)

This work was supported in part by ASCENT, one of the SRC/DARPA JUMP Centers; in part by SUPREME, one of the SRC/DARPA JUMP2.0 Centers; in part by SRC; and in part by the Cleanroom of the Georgia Tech Institute for Electronics and Nanotechnology (IEN), which is a member of the National Nanotechnology Coordinated Infrastructure supported by the National Science Foundation.

ABSTRACT The use of the plasma-enhanced atomic layer deposition (ALD) technique for the deposition of HfO₂-based ferroelectrics has received attention in recent years primarily due to wake-up free operation. However, these studies have primarily focused on metal-ferroelectric-metal (MFM) structures. In this work, we investigate the characteristics of ferroelectric field-effect transistors (FEFETs) in which the ferroelectric Hf_{0.5}Zr_{0.5}O₂ (HZO) gate stack is deposited using the plasma-enhanced atomic layer deposition (PEALD) technique. We observe that PEALD FEFET requires a higher write voltage for the same memory window compared to an equivalent FEFET with thermal ALD (THALD)-grown HZO. The increase in write voltage in PEALD FEFET occurs primarily due to the increase of the interfacial oxide layer using the plasma process. In addition, we observe that the SiO₂ interfacial layer underneath the ferroelectric (FE) HZO layer eliminates the wake-up behavior in both THALD and PEALD FEFETs.

INDEX TERMS FEFET, memory window, thermal atomic layer deposition, plasma-enhanced atomic layer deposition.

I. INTRODUCTION

SINCE the discovery of ferroelectric characteristics in HfO₂, FEFETs have gathered significant attention as promising candidates for non-volatile memory applications [1], [3], [4], [5], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17]. Studies on ferroelectric properties of such compounds such as Hf_xZr_{1-x}O₂ (HZO) in

metal-insulator-metal (MIM) capacitors have revealed that characteristics such as wake-up behavior and endurance vary significantly with the deposition method used, namely thermal atomic layer deposition (THALD) and plasma-enhanced atomic layer deposition (PEALD) [18], [19], [20]. It has been observed that PEALD HZO exhibits less wake-up compared to THALD HZO, attributed to the presence of lesser t-phase




FIGURE 1. (a) Device schematic of FEFETs. (b) Fabrication process flow. (c) GIXRD spectrum of PEALD and THALD Ferroelectric HZO metal-ferroelectric-semiconductor (MFS) structures. (d) Measurement schematic for polarization vs. voltage (P-V) characteristics. (e, f) Comparison of P-V characteristics (e), current vs voltage (I-V) characteristics (f) of PEALD and THALD-based HZO FEFETs.

[21], [22]. Despite these findings, it is important to note that the impact of the use of PEALD technique on the characteristics and performance of Ferroelectric Field-Effect Transistors (FEFETs) has not been studied in details [23], [24], [25].

In this brief, we present a comparative study between FEFETs with HZO deposited via the THALD and PEALD techniques. We investigate the electrical characteristics such as memory window (MW), polarization-voltage/current-voltage (P-V/I-V), capacitance-voltage (C-V), and endurance characteristics. We further use high-resolution transmission electron microscopy (HRTEM) and grazing incidence x-ray diffraction (GIXRD) to support the inferences from the electrical characterization.

II. EXPERIMENTAL DETAILS

Fig. 1(a) to (b) illustrates the device schematic and fabrication process flow of both THALD and PEALD Si-nFEFETs. The source (S) and drain (D) regions are established through ion-implantation (BF_2 , 15 keV), followed by dopant activation. Silicon wafers (B-doped Si, 1-10 ohm·cm) are cleaned using a solution of 20:1 HF and SC1, during which a chemical oxide layer forms. The HZO film is then deposited at 250°C either through THALD or PEALD at a power of 300 W, followed by crystallization via rapid thermal annealing with a W capping layer at 500°C for 30 seconds. The thickness of the HZO layer is 10 nm. For further details on the fabrication procedure of the FEFETs, one may refer to our previous publication [26]. All FEFET characterizations were conducted using a Keysight B1500A semiconductor device analyzer and C-V characteristics were measured at 10 kHz using a Keysight E4990A impedance analyzer.

III. RESULTS AND DISCUSSION

Fig. 1(c) shows glancing incidence X-ray diffraction spectrum the ferroelectric HZO layer in the FEFETs grown using




FIGURE 2. (a) Schematic of the circuit connection for the measurement. (b) Pulse scheme for DC I_D - V_G . (c) Pulse scheme for Pulsed I_D - V_G . (d, e) DC I_D - V_G characteristics of PEALD and THALD nFEFETs for a sweep range of ± 3 V (d) and ± 5 V (e). (f) Pulsed I_D - V_G characteristics of PEALD and THALD FEFETs at $V_{\text{write}} = \pm 5$ V. (g-i) Evolution of MW as a function of write voltage (g), pulse width (h), and read delay after write (i).

the THALD and the PEALD techniques. Each XRD peak of PEALD and THALD FEFET was found to be at 30.46° and 30.52°, respectively. Considering that the O-phase is at 30.5° and the t-phase is at 30.7°, it can be concluded that both PEALD and THALD FEFETs are crystallized in the o-phase. Fig. 1(e) and 1(f) present the polarization (P) vs. gate voltage (V_G) and switching current (I) vs. V_G characteristics of the THALD and PEALD FEFETs. In this measurement, the source (S), the drain (D), and the body terminal (D) were connected together, and the measurement was performed between the shorted S-D-B terminal and the gate terminal (Fig. 1(d)). The remanent polarization ($2P_r$) of the THALD FEFET is found to be slightly larger than its PEALD counterpart ($27.8 \mu\text{C}/\text{cm}^2$ for THALD vs. $19.6 \mu\text{C}/\text{cm}^2$ for PEALD). The coercive voltage ($2V_c$) is 4.96 V for THALD FEFET and 5.44 V for PEALD FEFET, respectively. Similar difference in remnant polarization and coercive voltage between THALD and PEALD-growth HZO in the MIM structure was observed in Ref. 18.

We measured drain current (I_D) vs. V_G characteristics of the FEFETs under DC and pulsed bias. Fig. 2(a), 2(b) and 2(c) depict the measurement scheme for DC and pulsed I_D - V_G . Fig. 2(d) and 2(e) show DC I_D - V_G characteristics for sweep ranges of ± 3 V and ± 5 V, respectively. Fig. 2(f) show the pulsed I_D - V_G characteristics for write voltage of




FIGURE 3. (a) Comparison of HRTEM cross-sections of the gate stacks of THALD and PEALD FEFETs. (b) Measurement schematic for the capacitance vs. voltage (C-V) measurement. (c) Comparison of split C-V characteristics of PEALD and THALD-based HZO FEFETs

±5 V and pulse width of 10 μ s. Fig. 2(g) plots the MW as a function of the sweep range. It is clearly observed in Fig. 2(g) that while both PEALD and THALD FEFETs show similar values of maximum MW, for a given MW, PEALD requires a larger voltage sweep range for the same MW. Fig. 2(h) plots MW measured from the pulsed I_D - V_G measurement as a function of pulse width. At lower pulse widths, THALD FEFETs exhibit a larger MW compared to PEALD FEFET. Fig. 2(i) plots the MW as a function of a delay for read after write operation. It is observed that both THALD and PEALD demonstrate similar read-after-write behavior.

To understand the origin of larger write voltage requirement for a given MW in PEALD FEFETs compared to that in its THALD counterpart, we performed cross-sectional high-resolution transmission electron microscopy (HRTEM) images of the FEFET gate stacks, as presented in Fig. 3(a). It is observed that the PEALD process contributes to a thickening of the SiO₂ interfacial oxide layer. Specifically, the thickness increases to 1.16 nm for the PEALD FEFET compared to 0.91 nm for the THALD FEFET. Fig. 3(c) shows the gate capacitance C_G vs. V_G characteristics of the PEALD and THALD FEFETs. C_G was measured using the split capacitance method, between the gate terminal and shorted S-D terminal (Fig. 3(b)). THALD FEFET exhibits a higher ON-capacitance ($1.73 \mu\text{F}/\text{cm}^2$) in comparison to $1.33 \mu\text{F}/\text{cm}^2$ in the case of PEALD FEFET. A lower value of C_G in PEALD FEFET further confirms the existence of a thicker SiO₂ layer in the PEALD FEFET. A thicker IL in turn also leads to a larger voltage drop across it during the write process, thereby leading to a larger write voltage for a given MW in PEALD FEFETs compared to




FIGURE 4. (a) Measurement scheme for endurance characteristics. (b) Evolution of MW under iso-MW condition ±4 V (THALD) and ±4.5 V (PEALD). (c) Evolution of 2 P_r under iso-MW condition ±4 V (THALD) and ±4.5 V (PEALD).

TABLE 1. Comparison of the electrical characteristics in FEFETs between thermal-ALD HZO and plasma-ALD HZO.

Parameters	Thermal HZO FEFET	Plasma HZO FEFET
Maximum Memory window (MW)	2.4 V	2.35 V
Write voltage @Max MW	5 V	5 V
MW @write voltage 3V	2 V	0.4 V
Write voltage @1.8V MW	4 V	4.5 V
Coercive voltage	1.72(+), -3.24(-)	2.16(+), -3.28(-)
Polarization (2 P_r)	13.9(+), -13.9(-)	9.86(+), -9.78(-)
Capacitance	1.73	1.33
Endurance (MW)	1e4	1e5
Endurance (Polarization)	1e9	1e6

its THALD counterpart. The increase in SiO₂ thickness in PEALD FEFET is presumed to be due to oxygen, which received plasma energy, diffusing into the substrate Si and forming additional SiO₂.

To assess the reliability of the FEFETs, their endurance is evaluated using the measurement scheme depicted in Fig. 4(a). Fig. 4(b) and 4(c) illustrates the evolution of MW and $2P_r$ with cycling, respectively. The MW in FEFETs have been known to be realized by neutralizing charged traps and the MW closes when the density of permanently charged traps increases [23], [24]. While in the THALD FEFET, the MW drops to zero at 1e4 cycles, the PEALD FEFET undergoes MW closure at 1e5 cycles. The faster MW closure of THALD FEFET compared to PEALD FEFET can be attributed to increased trap generation rate.

Table 1 summarizes the performance characteristics of the THALD FEFET and PEALD FEFET highlighting the trade-off between write voltage and MW endurance.

It is notable that neither the THALD FEFET nor its PEALD counterpart show any wake-up behavior, as depicted in Fig. 4(b, c). This is in contrast to the observation that in MFM structures, THALD leads to a strong wake-up behavior while PEALD does not. This suggests that the existence of the SiO₂ underneath the FE layer plays an important role in eliminating the wake-up behavior in the THALD technique for HZO growth. Further studies are required to understand

the role of the SiO_2 IL in controlling both the wake-up and the cycling endurance of FERAM and FEFET devices.

IV. CONCLUSION

In conclusion, we performed a comparative study of FEFETs wherein the 10 nm FE $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ layer is deposited using either plasma-enhanced or thermal ALD technique (THALD or PEALD), respectively. Our main observation is that PEALD FEFET require a larger write to achieve a given memory window, due to the existence of a thicker SiO_2 interfacial layer therein compared to that in the THALD FEFET. Our study also uncover that the SiO_2 interfacial layer may play an important role for eliminating the wake-up effect in THALD and PEALD FEFET which would require further studies.

REFERENCES

- [1] T. S. Böscke, J. Müller, D. Bräuhaus, U. Schröder, and U. Böttger, "Ferroelectricity in hafnium oxide thin films," *Appl. Phys. Lett.*, vol. 99, no. 10, pp. 102–903, 2011, doi: [10.1063/1.3634052](https://doi.org/10.1063/1.3634052).
- [2] T. Mikolajick, U. Schroeder, and S. Slesazeck, "The past, the present, and the future of ferroelectric memories," *IEEE Trans. Electron Devices*, vol. 67, no. 4, pp. 1434–1443, Apr. 2020, doi: [10.1109/TED.2020.2976148](https://doi.org/10.1109/TED.2020.2976148).
- [3] A. I. Khan, A. Keshavarzi, and S. Datta, "The future of ferroelectric field-effect transistor technology," *Nature Electron.*, vol. 3, no. 10, pp. 588–597, Oct. 2020. [Online]. Available: <https://doi.org/10.1038/s41928-020-00492-7>
- [4] U. Schroeder, C. S. Hwang, and H. Funakubo, *Ferroelectricity in Doped Hafnium Oxide: Materials, Properties and Devices*. Cambridge, U.K.: Woodhead Publ., 2019.
- [5] J. Hoffmann et al., "Ferroelectric field effect transistors for memory applications," *Adv. Mater.*, vol. 22, pp. 2957–2961, Jul. 2010. [Online]. Available: <https://doi.org/10.1002/adma.200904327>
- [6] U. Schroeder et al. "The fundamentals and applications of ferroelectric HfO_2 ," *Nat. Rev. Mater.*, vol. 7, pp. 653–669, Mar. 2022. [Online]. Available: <https://doi.org/10.1038/s41578-022-00431-2>
- [7] R. Khosla and S. Sharma, "Integration of ferroelectric materials: An ultimate solution for next-generation computing and storage devices," *ACS Appl. Electron. Mater.*, vol. 3, no. 7, pp. 2862–2897, 2021, doi: [10.1021/acsaelm.0c00851](https://doi.org/10.1021/acsaelm.0c00851).
- [8] S. Yu, J. Hur, Y-C. Luo, W. Shim, G. Choe, and P. Wang, "Ferroelectric HfO_2 -based synaptic devices: Recent trends and prospects Semicond." *Sci. Technol.*, vol. 36, no. 10, 2021, Art. no. 104001, doi: [10.1088/1361-6641/ac1b11](https://doi.org/10.1088/1361-6641/ac1b11).
- [9] A. J. Tan et al., "Ferroelectric HfO_2 memory transistors with high- κ interfacial layer and write endurance exceeding 1010 cycles," *IEEE Electron Device Lett.*, vol. 42, no. 7, pp. 994–997, Jul. 2021.
- [10] S. Dünkel et al., "A FeFET based super-low-power ultra-fast embedded NVM technology for 22 nm FDSOI and beyond," in *Proc. IEDM*, 2017, pp. 19.7.1–19.7.4.
- [11] M. H. Park, H. J. Kim, Y. J. Kim, W. Lee, T. Moon, and C. S. Hwang, "Evolution of phases and ferroelectric properties of thin $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films according to the thickness and annealing temperature," *Appl. Phys. Lett.*, vol. 102, no. 24, Jun. 2013, Art. no. 242905, doi: [10.1063/1.4811483](https://doi.org/10.1063/1.4811483).
- [12] K. Ni et al., "Critical role of interlayer in $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ ferroelectric FET nonvolatile memory performance," *IEEE Trans. Electron Devices*, vol. 65, no. 6, pp. 2461–2469, Jun. 2018, doi: [10.1109/TED.2018.2829122](https://doi.org/10.1109/TED.2018.2829122).
- [13] A. J. Tan et al., "Hot electrons as the dominant source of degradation for sub-5nm HZO FeFETs," in *Proc. IEEE Symp. VLSI Technol.*, 2020, pp. 1–2, doi: [10.1109/VLSITechnology18217.2020.926506](https://doi.org/10.1109/VLSITechnology18217.2020.926506).
- [14] S. S. Cheema et al., "Ultrathin ferroic $\text{HfO}_2\text{-ZrO}_2$ superlattice gate stack for advanced transistors," *Nature*, vol. 604, no. 7904, pp. 65–71, 2022. [Online]. Available: <https://doi.org/10.1038/s41586-022-04425-6>
- [15] K. Ni et al., "Critical role of interlayer in $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ ferroelectric FET nonvolatile memory performance," *IEEE Trans. Electron Devices*, vol. 65, no. 6, pp. 2461–2469 Jun. 2018.
- [16] D. Das et al., "A Ge-channel ferroelectric field effect transistor with logic-compatible write voltage," *IEEE Electron Device Lett.*, vol. 44, no. 2, pp. 257–260, Feb. 2023, doi: [10.1109/LED.2022.3231123](https://doi.org/10.1109/LED.2022.3231123).
- [17] C. Park et al., "Interfacial oxide layer scavenging in ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ -based MOS structures with Ge channel for reduced write voltages," *IEEE Trans. Electron Devices*, vol. 70, no. 8, pp. 4479–4483, Aug. 2023, doi: [10.1109/TED.2023.3288510](https://doi.org/10.1109/TED.2023.3288510).
- [18] J. Hur et al., "Direct comparison of ferroelectric properties in $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ between thermal and plasma-enhanced atomic layer deposition," *Nanotechnology*, vol. 31, no. 50, 2020, Art. no. 505707, doi: [10.1088/1361-6528/aba5b7](https://doi.org/10.1088/1361-6528/aba5b7).
- [19] D.-Q. Xiao, B.-B. Luo, W. Xiong, X. Wu, D. W. Zhang, and S.-J. Ding, "Low thermal budget fabrication and performance comparison of MFM capacitors with thermal and plasma-enhanced atomic layer deposited $\text{Hf}_{0.45}\text{Zr}_{0.55}\text{O}_x$ Ferroelectrics," *IEEE Trans. Electron Devices*, vol. 68, no. 12, pp. 6359–6364, Dec. 2021, doi: [10.1109/TED.2021.3118665](https://doi.org/10.1109/TED.2021.3118665).
- [20] P. Ravikumar, and A. Khan, "Chapter six-reliability of ferroelectric devices," *Emerg. Ferroelectr. Mater. Devices Semicond. Semimetals*, vol. 114, pp. 137–164, Nov. 2023. [Online]. Available: <https://doi.org/10.1016/bs.semsem.2023.11.001>
- [21] T.-J. Chang et al., "Wake-up-free ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films characterized by precession electron diffraction," *Acta Materialia*, vol. 246, Mar. 2023, Art. no. 118707. [Online]. Available: <https://doi.org/10.1016/j.actamat.2023.118707>
- [22] Y. Qi, X. Xu, I. Krylov, and M. Eizenberg, "Ferroelectricity of as-deposited HZO fabricated by plasma-enhanced atomic layer deposition at 300°C by inserting TiO_2 interlayers," *Appl. Phys. Lett.*, vol. 118, no. 3, Jan. 2021, Art. no. 032906, doi: [10.1063/5.0037887](https://doi.org/10.1063/5.0037887).
- [23] N. Tasneem et al., "Trap capture and emission dynamics in ferroelectric field-effect transistors and their impact on device operation and reliability," in *Proc. IEEE Int. Electron Devices Meet. (IEDM)*, San Francisco, CA, USA, 2021, pp. 6.1.1–6.1.4, doi: [10.1109/IEDM19574.2021.9720615](https://doi.org/10.1109/IEDM19574.2021.9720615).
- [24] M. Passlack et al., "Direct quantitative extraction of internal variables from measured PUND characteristics providing new key insights into physics and performance of silicon and oxide channel ferroelectric FETs," in *Proc. Int. Electron Devices Meet. (IEDM)*, San Francisco, CA, USA, 2022, pp. 32.4.1–32.4.4, doi: [10.1109/IEDM45625.2022.10019459](https://doi.org/10.1109/IEDM45625.2022.10019459).
- [25] J.-D. Luo et al., "Atomic layer deposition plasma-based undoped- HfO_2 ferroelectric FETs for non-volatile memory," *IEEE Electron Device Lett.*, vol. 42, no. 8, pp. 1152–1155, Aug. 2021.
- [26] N. Tasneem et al., "Efficiency of ferroelectric field-effect transistors: An experimental study," *IEEE Trans. Electron Devices*, vol. 69, no. 3, pp. 1568–1574, Mar. 2022, doi: [10.1109/TED.2022.3141988](https://doi.org/10.1109/TED.2022.3141988).