Received 25 June 2024; accepted 8 July 2024. Date of publication 18 July 2024; date of current version 27 August 2024. The review of this article was arranged by Editor K. Nomura.

Digital Object Identifier 10.1109/JEDS.2024.3431289

The Endurance and Reliability Mechanisms Investigation of InGaZnO and InSnO Thin Film Transistors

JIE LU[O](HTTPS://ORCID.ORG/0009-0003-6832-0238)^{® 1,2,3,4}, YA[N](HTTPS://ORCID.ORG/0000-0002-5364-3224)YU YANG^{1,2,3}, GANGPING YAN^{® 1,2,3}, CHUQIAO NIU^{1,2,3}, YUNJIAO [BAO](HTTPS://ORCID.ORG/0000-0002-4278-251X)^{® [1](HTTPS://ORCID.ORG/0009-0005-5381-9321),2,3}, YUPENG LU^{1,2,3}, Z[HEN](HTTPS://ORCID.ORG/0000-0001-8066-6002)GYING JIAO⁴, JINJUAN XIANG⁴, GUILEI [WA](HTTPS://ORCID.ORG/0009-0009-2026-2714)NG^{®[4](HTTPS://ORCID.ORG/0000-0002-1311-8863)}, GA[O](HTTPS://ORCID.ORG/0000-0002-5122-6806)BO [XU](HTTPS://ORCID.ORG/0000-0002-5122-6806)^{®1,2,3}, **HUAXIANG YIN ¹,2,³ (Senior Member, IEEE), CHAO ZHAO ⁴, AND JUN LUO ¹,2,³**

> 1 Key Laboratory of Fabrication Technologies for Integrated Circuits, Chinese Academy of Sciences, Beijing 100029, China 2 Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China 3 School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing 100049, China

4 Beijing Superstring Academy of Memory Technology, Beijing 100176, China

CORRESPONDING AUTHOR: G. XU and H. Yin (e-mail: xugaobo@ime.ac.cn; yinhuaxiang@ime.ac.cn.)

This work was supported in part by the National Key Research and Development Program under Grant 2022YFE0124200 and Grant 2022YFB3606900; in part by the Scientific Instrument Developing Project of the Chinese Academy of Sciences under Grant ZDKYYQ20200007; in part by the Strategic Priority Research Program of Chinese Academy of Sciences under Grant

XDA0330302; and in part by the Research Program of the Beijing Superstring Academy of Memory Technology under Grant SAMT-ZK-KT-22030102.

ABSTRACT Amorphous oxide semiconductor-thin film transistors (AOS-TFTs) have attracted considerable attention due to their impressive performance in various applications. However, there is a limited amount of study available on the reliability of AOS-TFTs. This work investigates the endurance and reliability mechanisms of Indium Gallium Zinc Oxide (IGZO) and Indium Tin Oxide (ITO) TFTs. The devices underwent a range of test conditions to evaluate their endurance properties. The study utilized Zero-Bias Endurance Tests (ZBET) to examine the fluctuating behaviors of threshold voltage, revealing valuable insights into the causes of electrical instability. The study highlights the crucial importance of electron depletion and restoration dynamics in affecting the reliability of TFTs. Additionally, the study found differences in the performance of IGZO-TFTs and ITO-TFTs, suggesting that the differing features of the materials have a significant impact on the endurance and reliability of TFTs.

INDEX TERMS InGaZnO thin film transistor, InSnO thin film transistor, endurance test, electron depletion and restoration.

I. INTRODUCTION

Amorphous oxide semiconductor-thin film transistors (AOS-TFTs) have garnered considerable interest since their introduction by Nomura et al. [\[1\]](#page-5-0) in 2004, with the use of InGaZnO (IGZO). In 2006, Yabuta et al.[\[2\]](#page-5-1) conducted research on IGZO-TFTs which were suitable for high-performance and low-temperature applications, thereby paving the way for their manufacture in a compatible manner. Later, in 2012, Sharp started producing liquid crystal displays using IGZO-TFTs. Currently, there is a significant increase in the research of AOS-TFTs for various applications such as DRAM, SRAM, FeRAM, and 3D heterogeneous integration [\[3\]](#page-5-2), [\[4\]](#page-5-3), [\[5\]](#page-5-4), [\[6\]](#page-5-5), [\[7\]](#page-5-6), [\[8\]](#page-5-7), [\[9\]](#page-5-8), [\[10\]](#page-5-9). This growth is attributed to their exceptional performance, adaptable design architecture, and strong potential for integration. The endurance and reliability of AOS-TFTs are essential for their efficient utilization in analog circuit applications. However, studies on the reliability of AOS-TFTs have only focused on negative bias stress (NBS) instability, positive bias stress (PBS) instability, negative bias illumination stress (NBIS) instability, and other associated aspects [\[11\]](#page-5-10), [\[12\]](#page-5-11), [\[13\]](#page-5-12), [\[14\]](#page-5-13), [\[15\]](#page-5-14), [\[16\]](#page-5-15), [\[17\]](#page-5-16), [\[18\]](#page-5-17). To promote the wider adoption of AOS-TFTs, it is essential to assess their endurance performance and gain a comprehensive understanding of the underlying mechanism.

In their study, Nomura et al. [\[11\]](#page-5-10) examined the positive shifts in the threshold voltage (V_{TH}) of IGZO-TFTs. They

found that these shifts were caused by deep acceptor-type traps in annealed TFTs and an increase in shallow traps in unannealed TFTs during constant current stress. Additional research, such as the study conducted by You et al. [\[12\]](#page-5-11), specifically examined the employment of Ti-doped IGZO and HfAlO gate dielectric layers. The purpose of this investigation was to minimize defects and prevent surface scattering in order to enhance the performance of NBS, PBS, and NBIS. In addition, Kim et al. [\[13\]](#page-5-12) conducted study on the build-up of deep states at the channel/dielectric interface under NBIS, whereas Uraoka et al. [\[14\]](#page-5-13) examined F-doped SiN gate dielectric layers in order to decrease interface states. The experiments conducted by Kang et al. [\[15\]](#page-5-14) and Park et al. [\[16\]](#page-5-15) investigated the adsorption of oxygen and water on IGZO surfaces. These adsorptions resulted in the creation of depletion layers and defects that vary in thickness. Koretomo et al. [\[17\]](#page-5-16), [\[18\]](#page-5-17) demonstrated the use of techniques such as improving sputtering procedures, and adding annealing and passivation layers to decrease flaws and improve the reliability of AOS-TFTs. To summarize, the main factor for AOS-TFT instability is the presence of shallow or deep oxygen vacancy defects, which can either create or remove various types of oxygen vacancies. Nevertheless, these investigations fail to completely elucidate the variations in stability caused by variations in channel thickness and AOS materials. Additionally, they do not conduct exhaustive endurance tests for AOS-TFTs, which is essential for their optimal utilization in advanced applications.

IGZO is a significant material that has undergone extensive research and has reached a stage of mature uses. On the other hand, ITO is a highly conductive substance that finds extensive application in liquid crystal displays and OLED displays. Both IGZO and ITO possess well-established manufacturing techniques and exhibit a remarkably low cost. Hence, conducting a comparative analysis of IGZO and ITO is advantageous for large-scale manufacturing. This work investigates the endurance and reliability mechanism of AOS-TFTs by comparing the characteristics of IGZO and indium tin oxide (ITO) channel materials. TFTs with varying channel thicknesses are fabricated under different annealing conditions. Data was gathered from the endurance tests, Zero-Bias Endurance Tests (ZBET), to examine the causes of AOS instability and to understand the variations in endurance among the devices. The primary factor responsible for the differences in endurance among 10 nm IGZO, 20 nm IGZO, and 5 nm ITO TFTs is the disparity in electron depletion. 10 nm IGZO-TFTs exhibit a higher susceptibility to be depleted compared to both 20nm IGZO and 5nm ITO TFTs. The endurance characteristics vary for IGZO and ITO TFTs under different annealing conditions due to the dominant effect of annealing on deep oxygen vacancy defects in IGZO materials and on electron concentration in ITO materials.

II. EXPERIMENT

IGZO-TFTs and ITO-TFTs were created as inverted staggered planar transistors, as shown in **Fig. [1](#page-1-0)**. **Fig. [2](#page-1-1)** displays

FIGURE 1. The fabrication flow of the inverted staggered AOS-TFTs in this work.

FIGURE 2. The microscopic image of an ITO-TFT.

the microscopic view of an ITO-TFT. The gate electrode was created by depositing a layer of 60 nm thick molybdenum (Mo) using magnetron sputtering. Afterwards, a 10 nm layer of silicon dioxide was used as the gate insulator (GI) and was produced using the plasma-enhanced chemical vapor deposition (PECVD) technology. The precursors employed were SiH_4 and N₂O, and the process was done under a temperature of 400◦C for a duration of 6 seconds. The active layers (ALs) composed of IGZO or ITO were deposited using a radio-frequency (RF) sputtering system. The sputtering target employed was either an In:Ga: $Zn = 1:1:1$ target or a target doped with 10% wt of Tin Oxide (SnO₂) in Indium Oxide (In_2O_3) . Device A and B had IGZO ALs with thicknesses of 10 nm and 20 nm respectively, whilst device C had a 5 nm ITO AL. The patterning of IGZO and ITO was achieved by employing a 3.3% nitric acid etchant for IGZO and a 3.3% nitric acid-17.6% hydrochloric acid mixed etchant for ITO. Subsequently, a 60 nm layer of Mo was applied as the metal for the source and drain by magnetron sputtering deposition. It was then shaped using a dry etch method. Following that, passivation layers with a thickness of 100 nm were created using a PECVD method at a temperature of 200◦C. These devices were then subjected to annealing at temperatures of 250◦C and 300◦C, with various durations, in the presence of O_2 or N_2 . The unannealed IGZO-TFTs and ITO-TFTs were labeled as A1, B1, and C1, whereas devices A4, B4, and C4 were subjected to annealing at 300◦C in an oxygen-rich atmosphere for a duration of 80 minutes. Devices A2, B2, C2, or A6, B6, C6 were fabricated by modifying the annealing temperature from $300\degree$ C to $250\degree$ C or by switching the ambient environment from O_2 to N_2 . In addition, devices A3, B3, C3, A5, B5,

FIGURE 3. The Zero-Bias Endurance Tests (ZBET) included two times forward sweeping, two times backward sweeping, and double-direction sweeping, marked as (a) ZBET-F, (b) ZBET-B and (c) ZEBT-D, then followed by a constant current, marked as (d) ZBET-FC, (e) ZBET-BC and (f) ZBET-DC.

TABLE 1. Listing the annealing conditions for the 10nm IGZO, 20nm IGZO and 5nm ITO devices in this experiment.

Annealing Conditions	10nm IGZO (Device A)	20nm IGZO (Device B)	5nm ITO (Device C)
Unannealed	A ₁	B1	
250 $^{\circ}$ C, O ₂ , 80 minutes	A2	B2	C2
300 $^{\circ}$ C, O ₂ , 40 minutes	A ₃	B ₃	C ₃
300 $^{\circ}$ C, O ₂ , 80 minutes	AA	B4	C_4
300°C, $O2$, 120 minutes	A ₅	B5	C ₅
300°C, N_2 , 80 minutes	A ₆	B6	C ₆

and C5 were manufactured at a temperature of 300◦C in an atmosphere with O_2 for annealing periods of 40 minutes and 120 minutes. The device configurations are specified in **Table [1](#page-2-0)**.

The electrical properties were assessed utilizing a semiconductor parameter analyzer (Keysight B1500). The experiments were performed at the room temperature (RT), and the threshold voltages, defined as the gate voltage at which the drain current reaches 100 pA, a constant current technique. A novel approach for investigating the mechanisms of reliability is the Zero-Bias Endurance Tests (ZBET). This method involves two forward scans, two backward scans, and a double-direction scan, denoted as ZBET-F, ZBET-B, and ZBET-D, respectively. Some tests are followed by a constant current stress, denoted as ZBET-FC, ZBET-BC, and ZBET-DC, as shown in **Fig. [3](#page-2-1)**. The implementation of constant current stress required the establishment of a drain voltage and gate voltage of 2V for a duration of half a second.

FIGURE 4. The ZBET of device A1, B1 and C1. The two times forward sweeping, two times backward sweeping and double directions sweeping, marked as ZBET-F, ZBET-B and ZBET-D, were used every 10 seconds. The threshold voltage shifts of device A1, B1 and C1 are plotted in (a), (b) and (c). (d) integrates all the data and categorizes by different devices.

FIGURE 5. The ZBET with a constant current of device A1, B1 and C1. The two times forward sweeping, two times backward sweeping, double directions sweeping and followed by a constant current, marked as ZBET-FC, ZBET-BC and ZBET-DC, were used every 10 seconds. The threshold voltage shifts of device A1, B1 and C1 are plotted in (a), (b) and (c).

III. RESULTS AND DISCUSSION

The Zero-Bias Endurance Tests (ZBET) results for devices A1, B1, and C1 were gathered, as shown in **Fig. [4](#page-2-2) and [5](#page-2-3)**. Every device was subjected to I_dV_g sweeping at a frequency

FIGURE 6. The I_dV_g curve of (a) A1, (b) B1 and (c) C1 with ZBET-DC. (d) summarized the threshold voltage and subthreshold swing (ss) of (a)(b)(c).

of 10 seconds. The I_dV_g sweeping involved three types of sweeping: forward sweeping, backward sweeping, and double-direction sweeping, referred to as ZBET-F, ZBET-B, and ZEBT-D, respectively. Although there was a noticeable variation in endurance amongst the devices, the variance caused by the different testing techniques was rather modest, as shown in **Fig. [4](#page-2-2)**. After ZBET tests, a constant current stress was followed for a duration of 0.5 seconds. Those tests were referred to as ZEBT-FC, ZEBT-BC, and ZEBT-DC. **Fig. [5](#page-2-3)** revealed the results of ZEBT-FC, ZEBT-BC, and ZEBT-DC for devices A1, B1, and C1. The threshold voltage shifting curves of devices A1 and B1 were separated. This study examined the consistent positive shifts in threshold voltage caused by current, as previously explored by Nomura et al. [\[11\]](#page-5-10). However, Nomura's explanation could not fully account for the disparity between IGZO-TFTs and ITO-TFTs. Also, it does not provide a comprehensive elucidation for the variations in reliability caused by varied channel thicknesses, as shown in **Fig. [6](#page-3-0)**.

This research proposes that the discrepancies in endurance and reliability across different devices can be attributed to electron depletion [\[15\]](#page-5-14) and subsequent restoration. The Random Band-Edge Model (RBEM) is a model used to study carrier transport in AOSs [\[19\]](#page-5-18). According to **Fig. [7](#page-3-1)**, the model shows many valleys with distinct depths below the conductive band. Based on this concept, I_dV_g sweeping results in a reduction of electrons in the valleys by drain current. However, the restoration of electrons is impeded by AOS barriers, causing a positive change in threshold voltages. The presence of In-rich (lower and less barriers) in ITO TFTs reduces the induced electron depletion in transfer

FIGURE 7. Band structure of (a) IGZO material and (b) ITO material based on Random Band-Edge Model. comparing to ITO material, IGZO has higher barriers due to its lower In element concentration. That causes the difficulty of IGZO channel electron restoration. The Ep is the percolation band minimum and the E_f is the Fermi level.

In Cations(dominantly constitute the electron pathways) © Electron (v.) Oxygen Vacancy (@) Electron bonded Oxygen Vacancy

FIGURE 8. (a) The thin IGZO channel has limited electrons which is easier to be depleted than (b) the thicker one. (c) The ITO channel has more electrons due to its material characteristics which hinders the channel depletion.

characteristic tests. Thicker channel IGZO TFTs have a challenging depletion process [\[25\]](#page-5-19), as illustrated in **Fig. [7](#page-3-1) and [8](#page-3-2)**. The data presented in **Fig. [4](#page-2-2)** aligns closely with the predictions of this hypothesis. The idea suggests that the results of endurance tests conducted with a consistent electric current, as shown in **Fig. [5](#page-2-3)**, can be readily comprehended. Forward sweeping results in a greater accumulation of electrons at the gate isolator and channel interface compared to backward sweeping. And the followed constant current stress partially removes these accumulated electrons, as seen in **Fig. [9](#page-4-0)**. Forward sweeping, in combination with constant current stress, significantly reduces the number of electrons in the channel region of TFTs. Then, this depletion causes a significant positive change in the threshold voltage. The alleviation and potential elimination of this issue in

In Cations(dominantly constitute the electron pathways) Electron \bullet $\langle \tilde{v}_o \rangle$ **Oxygen Vacancy** (Q) **Electron bonded Oxygen Vacancy**

FIGURE 9. (a) Forward sweeping will accumulate electrons at the end of the scanning and the electrons are partly removed by following constant current test and cause severe electron depletion. (b) Backward sweeping will disperse the electrons back into channel. The following constant current induced electron depletion is limited.

FIGURE 10. The ZBET-FC of (a) 10nm IGZO, (b) 20nm IGZO and (c) 5nm ITO devices with different annealing conditions. The IGZO-TFTs demonstrated improved endurance performance post-annealing processes. Conversely, ITO-TFTs did not exhibit improvement similar to IGZO-TFTs under the same annealing conditions.

ITO TFTs can be attributed to the low barriers and high electron concentration present in the conductive band of ITO channels.

In addition, a forward sweeping ZBET was performed using constant currents for devices A2-6, B2-6, and C2-6. The results of this experiment are displayed in **Fig. [10](#page-4-1)**. Similar to IGZO, the presence of oxygen vacancies in the ITO channel material decreases after undergoing annealing processes, as seen in **Fig. [11](#page-4-2)**. In contrast, ITO-TFTs did not

FIGURE 11. Characterization of the X-ray photoelectron spectroscopy (XPS) of ITO channel material at various annealing temperatures.

FIGURE 12. The threshold voltages of IGZO and ITO devices are positively related their threshold voltage shifts under each endurance tests.

FIGURE 13. The threshold voltage shifts of IGZO and ITO devices with the same initial threshold voltage level to eliminate the electron concentration induced reliability effect. ITO-TFTs show the superior reliability comparing to IGZO-TFTs.

show a similar improvement as IGZO-TFTs, suggesting a degradation that could not be fully explained by flaws and traps in ITO-TFTs. The endurance behaviors of ITO-TFTs under different annealing conditions is dominated by electron concentration. In order to verify this hypothesis, the threshold voltages of various devices and their threshold voltage shifts during each endurance test are correlated and illustrated in **Fig. [12](#page-4-3)**. In **Fig. [12](#page-4-3)**, there is a positive correlation between the shift in threshold voltage and the threshold voltage (electron concentration) of different devices. So, annealed ITO-TFTs have less electron concentration which induces large threshold voltage shifts.

By conducting a comparison of the threshold voltage shifts among devices that have the same threshold voltage, any reliability discrepancies that be affected by electron concentration was avoided. This is clearly demonstrated in **Fig.** [13.](#page-4-4) It provides evidence of the better endurance and reliability of ITO-TFTs.

IV. CONCLUSION

This study has provided insight into the mechanisms that determine the reliability of AOS-TFTs and has identified differences in the endurance and reliability of IGZO-TFTs and ITO-TFTs when subjected to various test conditions. These findings demonstrate the relationship between material properties and channel characteristics. By employing ZBET testing methodologies, specifically ZBET-F, ZBET-FC, ZBET-B, ZBET-BC, ZBET-D, and ZBET-DC, we discovered difference in endurance between IGZO and ITO TFTs. The results of our research indicate that the depletion and restoration of electrons within the devices play a crucial role in causing the shifting of the threshold voltage. This study emphasized the essential significance of material composition and channel thickness in affecting the reliability of TFT devices. ITO-TFTs demonstrated better endurance performance due to their high electron concentration and low barriers in conductive band, which prevents electron depletion and enhances its restoration. In addition, the increased thickness of the IGZO channel ensures a sufficient number of electrons and channel space, which prevents electron depletion and results in outstanding endurance performance. In summary, utilizing AOS material with a simple elemental composition and a significant electron concentration can result in excellent endurance and reliability performance.

The results yield useful insights into the parameters that influence the stability of AOS-TFT and enhance comprehension of the materials. Furthermore, it indicates that ITO possesses the capability to be utilized in sophisticated applications.

ACKNOWLEDGMENT

The authors would like to thank all staff at the Integrated Circuit Advanced Process Center, IMECAS, for their support in the fabrication on 8-inch CMOS pilot line.

REFERENCES

- [\[1\]](#page-0-0) K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, 2004.
- [\[2\]](#page-0-1) H. Yabuta et al., "High-mobility thin-film transistor with amorphous InGaZnO4 channel fabricated by room temperature RF-magnetron sputtering," *Appl. Phys. Lett.*, vol. 89, no. 11, 2006, Art. no. 112123.
- [\[3\]](#page-0-2) A. Belmonte et al., "Capacitor-less, long-retention (>400s) DRAM cell paving the way towards low-power and high-density monolithic 3D DRAM," in *Proc. IEEE Int. Electron Devices Meet. (IEDM)* 2020, pp. 28.2.1–28.2.4.
- [\[4\]](#page-0-2) A. Belmonte et al., "Tailoring IGZO-TFT architecture for capacitorless DRAM, demonstrating> 10 3 s retention,>10 11 cycles endurance and L g scalability down to 14nm," in *Proc. IEEE Int. Electron Devices Meet. (IEDM)*, 2021, pp. 10.6.1–10.6.4.
- [\[5\]](#page-0-2) G. Yan et al., "Mechanism analysis of ultralow leakage and abnormal instability in InGaZnO thin-film transistor toward DRAM," *IEEE Trans. Electron Devices*, vol. 69, no. 5, pp. 2417–2422, May 2022.
- [\[6\]](#page-0-2) F. De Roose et al., "A thin-film, a-IGZO, 128b SRAM and LPROM matrix with integrated periphery on flexible foil," *IEEE J. Solid-State Circuits*, vol. 52, no. 11, pp. 3095–3103, Nov. 2017.
- [\[7\]](#page-0-2) S. W. Chang et al., "First demonstration of heterogeneous IGZO/Si CFET monolithic 3-D integration with dual work function gate for ultralow-power SRAM and RF applications," *IEEE Trans. Electron Devices*, vol. 69, no. 4, pp. 2101–2107, Apr. 2022.
- [\[8\]](#page-0-2) B. H. Kim et al., "Oxide-thin-film-transistor-based ferroelectric memory array," *IEEE Electron Device Lett.*, vol. 32, no. 3, pp. 324–326, Mar. 2011.
- [\[9\]](#page-0-2) J. Wu et al., "Monolithic integration of oxide semiconductor FET and ferroelectric capacitor enabled by Sn-doped InGaZnO for 3-D embedded RAM application," *IEEE Trans. Electron Devices*, vol. 68, no. 12, pp. 6617–6622, Dec. 2021.
- [10] X. R. Yu et al., "Integration design and process of 3-D heterogeneous 6T SRAM with double layer transferred Ge/2Si CFET and IGZO pass gates for 42% reduced cell size," in *Proc. Int. Electron Devices Meet. (IEDM)*, 2022, pp. 20.5.1–20.5.4.
- [\[11\]](#page-0-2) K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, "Origins of threshold voltage shifts in room-temperature deposited and annealed a-In–Ga–Zn–O thin-film transistors," *Appl. Phys. Lett.*, vol. 95, no. 1, 2009, Art. no. 13502.
- [\[12\]](#page-0-3) B. C. You, S. J. Wang, R. M. Ko, J. H. Wu, and C. E. Lin, "Enhanced electrical performance and reliability of Ti-IGZO thinfilm transistors with Hf1-xAlxO gate dielectrics," *Jpn. J. Appl. Phys.*, vol. 59, Feb. 2020, Art. no. SGGJ03.
- [\[13\]](#page-0-3) S. Kim, H. Y. Jeong, S. Y. Choi, and Y. K. Choi, "Comprehensive modeling of resistive switching in the Al/TiOx/TiO2/Al heterostructure based on space-charge-limited conduction," *Appl. Phys. Lett.*, vol. 97, no. 3, 2010, Art. no. 33508.
- [\[14\]](#page-0-3) Y. Uraoka, J. P. Bermundo, M. N. Fujii, M. Uenuma, and Y. Ishikawa, "Degradation phenomenon in metal-oxide-semiconductor thin-film transistors and techniques for its reliability evaluation and suppression," *Jpn. J. Appl. Phys.*, vol. 58, no. 9, 2019, Art. no. 90502.
- [\[15\]](#page-0-3) D. Kang et al., "Amorphous gallium indium zinc oxide thin film transistors: Sensitive to oxygen molecules," *Appl. Phys. Lett.*, vol. 90, no. 19, 2007, Art. no. 192101.
- [\[16\]](#page-0-3) J. S. Park, J. K. Jeong, H. J. Chung, Y. G. Mo, and H. D. Kim, "Electronic transport properties of amorphous indium-gallium-zinc oxide semiconductor upon exposure to water," *Appl. Phys. Lett.*, vol. 92, no. 7, 2008, Art. no. 72104.
- [\[17\]](#page-0-3) D. Koretomo, Y. Hashimoto, S. Hamada, M. Miyanaga, and M. Furuta, "Influence of a SiO2 passivation on electrical properties and reliability of In–W–Zn–O thin-film transistor," *Jpn. J. Appl. Phys.*, vol. 58, no. 1, 2018, Art. no. 18003.
- [\[18\]](#page-0-3) D. Koretomo, S. Hamada, M. Mori, Y. Magari, and M. Furuta, "Marked improvement in reliability of 150 C processed IGZO thin-film transistors by applying hydrogenated IGZO as a channel material," *Appl. Phys. Exp.*, vol. 13, no. 7, 2020, Art. no. 76501.
- [\[19\]](#page-0-3) I. I. Fishchuk et al., "Interplay between hop** and band transport in high-mobility disordered semiconductors at large carrier concentrations: The case of the amorphous oxide InGaZnO," *Phys. Rev. B, Condens. Matter*, vol. 93, no. 19, 2016, Art. no. 195204.
- [\[20\]](#page-3-3) M. Fujii et al., "Thermal analysis of degradation in Ga2O3-In2O3-ZnO thin-film transistors," *Jpn. J. Appl. Phys.*, vol. 47, p. 6236, Aug. 2008.
- [21] S. Y. Sung et al., "Effects of ambient atmosphere on the transfer characteristics and gate-bias stress stability of amorphous indiumgallium-zinc oxide thin-film transistors," *Appl. Phys. Lett.*, vol. 96, no. 10, 2010, Art. no. 102107.
- [22] Y. Hanyu et al., "Hydrogen passivation of electron trap in amorphous In-Ga-Zn-O thin-film transistors," *Appl. Phys. Lett.*, vol. 103, no. 20, 2013, Art. no. 202114.
- [23] J. S. Park, J. K. Jeong, Y. G. Mo, H. D. Kim, and C. J. Kim, "Control of threshold voltage in ZnO-based oxide thin film transistors," *Appl. Phys. Lett.*, vol. 93, no. 3, 2008, Art. no. 33513.
- [24] E. G. Chong, Y. S. Chun, S. H. Kim, and S. Y. Lee, "Effect of oxygen on the threshold voltage of a-IGZO TFT," *J. Elect. Eng. Technol.*, vol. 6, no. 4, pp. 539–542, 2011.
- [25] T. C. Lu, W. T. Chen, H. W. Zan, and M. D. Ker, "Investigating electron depletion effect in amorphous indium–gallium–zinc-oxide thin-film transistor with a floating capping metal by technology computer-aided design simulation and leakage reduction," *Jpn. J. Appl. Phys.*, vol. 53, no. 6, 2014, Art. no. 64302.