

Received 2 March 2024; accepted 21 May 2024. Date of publication 3 June 2024; date of current version 27 June 2024.

The review of this article was arranged by Editor M. J. Kumar.

Digital Object Identifier 10.1109/JEDS.2024.3407098

Investigation on the Dynamic Characteristics of Hydrogen Plasma Treated p-GaN HEMTs Circuit Using ASM-GaN Model

FAN LI^{1b}, SHIQIANG WU^{1b}, ANG LI^{1b}, YUHAO ZHU^{1b}, MIAO CUI, JIANGMIN GU (Member, IEEE),
PING ZHANG (Member, IEEE), YINCHAO ZHAO, HUIQING WEN^{1b} (Senior Member, IEEE),
AND WEN LIU^{1b} (Senior Member, IEEE)

Department of Electrical and Electronic Engineering, Xi'an Jiaotong-Liverpool University, Suzhou 215123, China

CORRESPONDING AUTHOR: W. LIU (e-mail: wen.liu@xjtlu.edu.cn)

This work was supported in part by the National Key Research and Development Program of China under Grant 2022YFB3604400; in part by the Suzhou Science and Technology Program under Grant SYG202131; and in part by the XJTLU Research Development Funding under Grant RDF-20-02-43.

(Fan Li and Shiqiang Wu are co-first authors.)

ABSTRACT This study demonstrates the first work that achieves accurate modeling of Hydrogen plasma-treated (H-treated) p-GaN gate devices with the ASM-GaN model, facilitating simulations for applications in monolithic integrated circuit (IC) design. The workflow for ASM-GaN model parameter extraction and optimization using IC-CAP is proposed. The I-V characteristics of both Enhancement / Depletion (E/D) mode devices are modeled and fitted. The impact of device capacitance on the dynamic properties of monolithic IC is investigated through the ASM model. The results demonstrate that C_{ds} , C_{gd} , and C_{gs} have different effects on the monolithic logic circuit performances. The high-level fitting of experimental data and circuit simulation of Inverter, NAND, and Comparator circuits proves the credibility of the modeling workflow and device capacitance modulation. This work provides a method to speed up the GaN monolithic IC design by accurate modeling with fast parameter extraction workflow regardless of the fabrication process. The reliable prediction of the circuit's dynamic performance will lay the foundation for designing and scaling up the GaN monolithic IC application.

INDEX TERMS GaN HEMTs, ASM model, hydrogen plasma treatment, DCFL circuit, capacitance, dynamic performance.

I. INTRODUCTION

In recent years, gallium nitride (GaN) has captured the attention of industry due to its superior properties, such as high operating temperature, high breakdown voltage, and fast switching speed [1]. Accurate device modeling is essential in integrated circuit design to mitigate errors arising from the fabrication process [2], [3], [4]. In GaN device simulation models, the Advanced Spice Model (ASM) has exhibited exceptional performance and has caught the interest of industries [5], [6], [7], [8]. By leveraging various physical effect formulas [9], the ASM can represent the physical phenomena in GaN devices, including the trapping effect, velocity saturation effect, temperature-dependent effect etc.

Moreover, researchers have expanded the ASM applicability in various scenarios [7], [9], [10].

In the realm of GaN power electronics, the p-GaN gate structure is a commercially available Enhancement-mode (E-mode) approach. However, during fabrication, the inductively coupled plasma (ICP) dry etching of the p-GaN layer leads to etching damage, which reduces the devices' uniformity and stability. To address these reliability issues arising from surface states in p-GaN HEMT, Hydrogen plasma treatment (H-treated) presents a promising solution [12], [13].

For the GaN monolithic integration, early work on circuit simulation uses the Advanced Curtice GaAs model to characterize the HEMT devices [14], [15], where the device




FIGURE 1. H-treated p-GaN E/D-mode HEMT structures.




FIGURE 2. Workflow of the device modeling for the Monolithic IC Application.

performance is not accurately fitted. Hence, the circuit performance is unpredictable. Instead, the ASM model is preferred to provide more accurate device characteristic fittings for GaN devices. Although much ASM model-based progress has been made in the radio frequency (RF) field, the application for monolithic ICs for power electronics has not been reported, especially for the circuit modules such as drivers and protection blocks in power electronics.

This paper presents a workflow using the ASM-GaN model for the verification of H-treated GaN monolithic ICs. It presents an approach for extracting key GaN device parameters for matching device characteristics. In addition, this research extends capacitance modulation for accurate circuit-level dynamic performance estimation to improve the scalability of circuit-level applications to accommodate novel process GaN device implementations in monolithic IC design, highlighting its broad applicability and potential impact.

II. THE MODELING WORKFLOW OF THE H-TREATED P-GaN HEMTS DEVICE

The structure of the H-treated p-GaN E/D-mode HEMTs in this paper is shown in Figure 1. The ICP-induced Hydrogen plasma can form the Mg-H bond to passivate the p-GaN layer to restore the two-dimensional electron gas (2DEG) channel. The high-resistance H-treated p-GaN also serves as the dielectric layer for the D-mode HEMT. Figure 2 provides an overview of device modeling and its relevance to monolithic IC applications. Utilizing a compact model is instrumental in facilitating IC design during the experimental phase of device fabrication. Incorporating the device model enables the co-optimization of monolithic IC fabrication with IC design, thereby potentially enhancing the scalability of IC modules.




FIGURE 3. Illustration of ASM-GaN parameter extraction from (a) transfer curves, (b) output curves.

After importing the ASM-GaN model, the experimental data are used to extract the device model parameters, including VOFF, NFACTOR, CDSCD, ETA0, U0, NS0ACCS, VSATACCS, and RTH0 etc., through the output and transfer characteristics. The key parameters affecting the trend of the transfer and output curves are shown in Figure 3. The data used are in the IC-CAP ASM Model manual [11], [16]. Ahsan et al. demonstrate that these parameters significantly determine the performance and intrinsic capacitances of HEMT devices [17]. Tuning the parameters would greatly improve the accuracy of the device model.

The workflow outlined in Figure 4 provides a comprehensive ASM parameter extraction process overview. This process involves fitting the device's transfer and output characteristic parameters using IC-CAP. As shown in Figure 5 (a), the modified blocks within the IC-CAP model have been specifically tailored for this purpose, with customized instructions and codes detailed within these blocks. The parallelepiped blocks in Figure 5 (a) indicate that multiple files can be included without causing interference. In addition, the red dashed box in Figure 5 (b) represents the optimizer algorithm, as documented in [11] manual, which offers the potential for further optimization of the model fit. Finally, the extracted device parameters critical to transmission and output performance are presented in detail in Table 1, including their values and definitions.

The fitted simulation results shown in Figure 6 demonstrate the transfer and output characteristics of D-mode and E-mode HEMTs. Figure 6 (a) presents the transfer curve of the D-mode HEMT, where the gate voltage was swept from -6 V to 4 V with the drain voltage at 10 V. Figure 6 (b) demonstrates the transfer curve of the E-mode HEMT with the gate voltage swept from 0 V to 5 V. The output curves of both HEMTs were displayed in Figure 6 (c) and Figure 6 (d).

Once parameters in DC sweep analysis have captured the intrinsic capacitances of the device, it becomes imperative to determine the parasitic capacitance, which significantly impacts the dynamic performance [17]. Dynamic performance is paramount in GaN monolithic ICs, as evidenced by the circuit performance demonstrated in this article. Careful selection of device capacitance values is essential to reproduce the circuit waveforms accurately, facilitating IC design. Parasitic capacitance includes access





FIGURE 4. Fast parameter extraction workflow of the ASM Model with the aid of IC-CAP.



Macros - Combination of the available menu functions used to create complex operations.

DUTs - Representation of different physical devices configurations.

Instrument Options - Instrument options control the state of the hardware for a setup.

FIGURE 5. IC-CAP function blocks and the parameter extraction/optimization workflow: (a) PathWave Device Modeling (IC-CAP) model components. (b) Optimization flow diagram in IC-CAP [11].

TABLE 1. The key extracted device ASM model parameters for H-treated E/D mode device.

Parameter	Description	E-mode Device	D-mode Device	
Voff (V)	Cut-off Voltage	1.5	-2.3	
NFACTOR	Sub-VOFF Slope parameters	0.5	0.5	
Transfer Function	CDSCD	Sub-VOFF Slope Change due to Drain Voltage	3.8e-1	
	U0 ($\frac{m^2}{V \cdot s}$)	Low field mobility	3.1e-2	
	UA ($\frac{1}{V}$)	Mobility Degradation Coefficient	3.3	1.2
	UB ($\frac{1}{V}$)	Second Order Mobility Degradation Coefficient	1e-18	2.9e-18
	Rdsmo	Selects Access region Resistance Model: 0-simplified, 1-more accurate	1	1
Output Function	U0aces ($\frac{m^2}{V \cdot s}$)	Source Side Access Region Mobility	1.7e-3	
	U0accd ($\frac{m^2}{V \cdot s}$)	Drain Side Access Region Mobility	6.8e-3	1.7e-3
	ETA0	DIBL Parameter	1e-4	0.2
	VDSCALE (V)	DIBL Scaling VDS	1	5




FIGURE 6. Measured (dotted line) and simulated (solid line) device characteristics using ASM structure: transfer curves of (a) D-mode and (b) E-mode, output curves (c) and (d), $L_g/L_{gs}/L_{gd}/W_g = 2 \mu m / 3 \mu m / 3 \mu m / 100 \mu m$.

region capacitance, overlap capacitance and fringing capacitance [21]. Following the guidelines of the ASM manual, the overlap capacitances (C_{dso} , C_{gso} , C_{gdo}) are used as a

method to emulate realistic device capacitances (C_{ds} , C_{gd} , C_{gs}) in subsequent simulations.

$$Input\ Capacitance : C_{iss} = C_{gd} + C_{gs}$$

TABLE 2. The device capacitances range of p-GaN HEMTs.

References	C_{ds} (pF)	C_{gd} (pF)	C_{gs} (pF)
[18]	6.7	0.3	25.7
[19]	100	20	80
[20]	300	30	100
In this work	(30, 300)	(0.1, 30)	(25, 100)




FIGURE 7. Schematic of Direct-Coupled FET Logic (DCFL) inverter, NAND gate, and bootstrapped comparator circuit.

$$\text{Output Capacitance : } C_{oss} = C_{gd} + C_{ds}$$

$$\text{Reverse Capacitance : } C_{rss} = C_{gd} \quad (1)$$

The industrial-level capacitance values were selected as the guidance for simulating the circuits, as illustrated in Table 2. The values were chosen based on [18], [19] for C_{ds} , [20] for C_{ds} , and [10], [18], [19], [20] for C_{gd} . Consequently, the simulated device capacitance values are within the data range measured in the reference. The definitions between the input, output, and reverse capacitance and the device capacitance are illustrated in 1.

The circuit diagrams in Figure 7 illustrate the Direct-Coupled FET Logic (DCFL) inverter, NAND gate, and bootstrapped comparator circuit in this study. For the following dynamic simulation of the DCFL inverter, a D-mode to E-mode gate width ratio of 30:100 was used; for the NAND circuits, a D-mode to E-mode gate width ratio of 10:200 was employed to match the fabricated circuit results.

III. THE EXPLORATION OF DEVICE CAPACITANCES C_{DS} , C_{GD} , C_{GS} IN INVERTER CIRCUITS

This section demonstrates the impact of device capacitances on the dynamic performance of the inverter circuit. Equations 2-4 present the correlation of rise time τ_{rise} , fall time τ_{fall} with device parameters [22]. The voltage V_{DD} and $V_{T,D}$ ($V_{T,E}$) corresponds to the supply voltage and threshold voltage of D-mode HEMT (E-mode HEMT). In contrast, the $f(V_{DD}, V_{T,D})$ and $g(V_{DD}, V_{T,E})$ are independent to device capacitances variations. The μ_D and μ_E , $C_{ob,D}$ and $C_{ob,E}$ are mobility and gate barrier capacitances for D/E-HEMTs respectively. The load capacitance C_L is expanded in Equation (4) to link with device capacitances investigated in this section.

$$\tau_{rise} = \frac{C_L}{\mu_D C_{ob,D}} \left(\frac{L}{W} \right)_D f(V_{DD}, V_{T,D}) \quad (2)$$

$$\tau_{fall} = \frac{C_L}{\mu_E C_{ob,E}} \left(\frac{L}{W} \right)_E g(V_{DD}, V_{T,E}) \quad (3)$$

$$C_L = C_{gd,D} + C_{gd,E} + C_{ds,D} + C_{ds,E} + C_{int} \quad (4)$$

As depicted in Figure 8 (a), the performance of the inverter circuit in terms of C_{ds} has been investigated, revealing a degradation in the charging and discharging abilities as the C_{ds} of either the E-mode or D-mode HEMT increases. In the circuit, the D-mode HEMT could pull up the output voltage while the E-mode HEMT would pull down the output voltage. So, the significant difference between τ_{fall} and τ_{rise} can be attributed to the device gate width scale of D-mode: E-mode = 30:100. The gate width difference means a much stronger discharging current than the charging current. This explains why the τ_{fall} is much smaller than τ_{rise} . However, there is a difference in the impact of C_{ds} on the charging and discharging abilities. Specifically, if the capacitance C_{ds} is increased to the same extent for both HEMTs. The charging performance will be more severely affected compared with the discharging performance. In the inverter circuit, an increase in the C_{ds} value of either HEMT will weaken the charging and discharging capacities, as evidenced by the output voltage curve of the circuit.

In Figure 8 (b), it is demonstrated that C_{gd} has negligible impact on the charging and discharging capability of the inverter circuit. C_{gd} is known to have a relatively low value in GaN HEMTs [23]. C_{gd} has unnoticeable connections with the charging and discharging capability of the inverter circuit. In Figure 8 (c), the effect of C_{gs} on the charging and discharging ability of the inverter circuit is investigated. The simulation results indicate that increasing C_{gs} minimally impacts the performance of the inverter. The low capacitance value of C_{gs} has been reported by previous researchers [1], [9], [24].

IV. THE EXPLORATION OF DEVICE CAPACITANCES C_{DS} , C_{GD} , C_{GS} IN NAND CIRCUITS

Figure 9 (a) depicts the input signals for the NAND circuits. The four phases result in four operating states, illustrated in Figure 9 (b). Notably, each phase of input signals and operating conditions are depicted with the same color.

As illustrated in Figure 10 (a), increasing the C_{ds} of the D-mode HEMT in the NAND circuit from 30 pF to 300 pF noticeably amplifies the problem of unexpected voltage drops in the NAND output signal when it should remain logic high. Increasing the C_{ds} of the E-mode HEMT results in a higher voltage drop during the transition of the input signal (V_{in1} V_{in2}) from “00” to “01”. This is because the E-mode HEMT has a path to the ground that can pull down the voltage level more effectively, causing the output voltage to drop significantly when a single E-mode HEMT is turned on. From the related work [8], [19], [20], three (C_{ds}) values have been reported. Therefore, based on the referenced data, these three C_{ds} values are selected for simulation. Firstly, the first two kinds of used simulated value $C_{ds} = 30$ pF, and $C_{ds} = 90$ pF are chosen to match the reported value in [8] and [19] separately. The last simulated value $C_{ds} = 300$ pF




FIGURE 8. The simulated switching waveform at the frequency of 100 kHz, setting (a) C_{ds} , (b) C_{gd} and (c) C_{gs} of E-mode and D-mode HEMTs as variables in inverter circuits.




FIGURE 9. The NAND setup (a) input signal (b) working stations of NAND circuits in 4 different phases.

(150 pF for E-mode) capacitance is chosen to account for potential variations due to the fabrication process [20]. The values of C_{gd} and C_{gs} selected in Figure 10 (b) and (c) are similar to the selection of C_{ds} in Figure 10 (a).

The investigation of C_{gd} in the NAND circuit has revealed two unique phenomena, as depicted in Figure 10 (b). Increasing the C_{gd} of the D-mode HEMT in the NAND circuit reduces the voltage drop of the output voltage when the input signal changes from “10” to “00”. This is due to the increased ability of the D-mode HEMT to store charge, thereby enhancing the output voltage to maintain a high potential. Meanwhile, the voltage drop increases when the input voltage changes from “10” to “00”, which is similar to the reason for increasing the E-mode C_{ds} . The voltage drop issue is considerably exacerbated by increasing the C_{gd} of the E-mode HEMT in the NAND circuit from 0.1 pF to 30 pF.

It has been observed that the C_{gs} of the E-mode HEMT affects the output of the NAND circuit, inferred from the data presented in Figure 10 (c). Increasing the C_{gs} of the E-mode from 25 pF to 100 pF leads to an increase in the

voltage drop when “10” becomes “00”. Simultaneously, an increase in voltage summits is observed when the input signal changes from “01” to “11”. This can be attributed to the increased charge stored in the E-mode HEMT due to the increase in C_{gs} , which releases more charge at the stage “11” input signal.

V. THE FITTING BETWEEN THE ASM MODEL SIMULATED DATA AND EXPERIMENTAL RESULT

After establishing the correlations between device capacitance and circuit performances in Sections III and IV, it would be easier to exploit these conclusions to match the switching waveform of the three circuits in Figure 7. All the GaN H-treated devices are also based on the platform proposed in that work [25]. Because all the experiments and simulations focus on the monolithic GaN HEMTs, the devices’ capacitance in this section is meaningful for exploring the All-GaN HEMTs circuits.

The Figure 11 and Figure 12 correspond to the Inverter circuit. Specifically, Figure 11 depicts the inverter circuits’ precise voltage transfer curve fitting, which captures the input voltage range of 0 V to 5 V. The Inverter dynamic circuits are featured in Figure 12, with the upper figure representing the output at 100 kHz frequency and the lower figure corresponding to a frequency of 500 kHz. However, there are some voltage swings at the low output voltage. These ringing voltages are mainly caused by the parasitic inductive effect when V_{out} directly connecting to the ground. Figure 13 compares simulation and experimental results of NAND gate at a frequency of 100 kHz. The upper and lower figures correspond to different input phases. In Figure 14, the output response of the comparator circuit is fitted at different reference voltages from 2 V to 4 V, with a step voltage of 0.5 V. Although the simulation data still shows small deviations compared to the experimental data due to the non-ideality of the real test environment setup, the results demonstrate the ASM-GaN workflow’s feasibility in modeling the monolithic IC’s dynamic characteristics.

VI. CONCLUSION

This research marks a significant milestone as it accurately models H-treated p-GaN gate devices using the ASM-GaN




FIGURE 10. (a) The simulated switching waveform at the frequency of 100 kHz, setting (a) C_{ds} , (b) C_{gd} and (c) C_{gs} of E-mode and D-mode HEMTs as variables in NAND circuits.




FIGURE 11. The fitting of inverter circuit's voltage transfer curve between experiment data (dotted line) and ASM model simulation data (solid line).




FIGURE 12. The fittings of inverter's switching waveform between experiment data (light colored line) and ASM model simulation data (dark colored line) at 100 kHz and 500 kHz.




FIGURE 13. The fitting of the NAND circuit's switching waveform between experiment data (light colored line) and ASM model simulation data (dark colored line) at 100 kHz, with two different phases.




FIGURE 14. The fitting of comparator circuit's switching waveform between experiment data (light colored line) and ASM model simulation data (dark colored line), within reference voltages equal to 2 V, 2.5 V, 3 V, 3.5 V, and 4 V.

model, a novel workflow for ASM-GaN model parameter extraction and optimization using IC-CAP is proposed. The I-V characteristics of both E/D mode devices are modeled

and fitted. Through ASM model analysis, the effect of device capacitance on the dynamic characteristics of monolithic

ICs is thoroughly investigated. The results reveal distinct effects of parasitic capacitance C_{ds} , C_{gd} and C_{gs} . This study presents an efficient method for accelerating GaN monolithic IC design through accurate modeling and rapid parameter extraction for advancing GaN monolithic IC applications, enabling scalable and robust designs, independent of fabrication processes.

REFERENCES

- [1] E. A. Jones, F. F. Wang, and D. Costinett, "Review of commercial GaN power devices and GaN-based converter design challenges," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 707–719, Sep. 2016.
- [2] H. Aoki, H. Sakairi, N. Kuroda, K. Chikamatsu, and K. Nakahara, "Switching time characterization and modeling of AlN/GaN MIS-HEMTs," in *Proc. IEEE Int. Conf. Ind. Technol. (ICIT)*, Feb. 2019, pp. 550–555.
- [3] Q. Wu, Y. Xu, Z. Wen, Y. Wang, and R. Xu, "A surface potential large signal model for AlGaIn/GaN HEMTs," in *Proc. 11th Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Oct. 2016, pp. 349–352.
- [4] H. Xu, J. Wei, R. Xie, Z. Zheng, and K. J. Chen, "A SPICE-compatible equivalent-circuit model of Schottky type p-GaN gate power HEMTs with dynamic threshold voltage," in *Proc. 32nd Int. Symp. Power Semicond. Devices ICs (ISPSD)*, Sep. 2020, pp. 325–328.
- [5] S. Khandelwal et al., "An accurate compact model for GaN power switches with the physics-based ASM-HEMT model," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Jun. 2021, pp. 2389–2392.
- [6] S. Khandelwal, G. Stecklein, and T. Herman, "Modeling substrate voltage effects on GaN i-V characteristics with ASM-HEMT model," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2022, pp. 1731–1734.
- [7] A. Dasgupta, S. Ghosh, Y. S. Chauhan, and S. Khandelwal, "ASM-HEMT: compact model for GaN HEMTs," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits (EDSSC)*, Jun. 2015, pp. 495–498.
- [8] D. Mahajan and S. Khandelwal, "Statistical modeling of GaN power devices with ASM-GaN model," in *Proc. IEEE Int. Conf. Power Electron. Drives Energy Syst. (PEDES)*, Dec. 2020, pp. 1–6.
- [9] S. A. Albahrani, D. Mahajan, J. Hodges, Y. S. Chauhan, and S. Khandelwal, "ASM GaN: industry standard model for GaN RF and power devices—Part-II: Modeling of charge trapping," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 87–94, Jan. 2019.
- [10] S. Khandelwal et al., "ASM GaN: Industry standard model for GaN RF and power devices—Part 1: DC, CV, and RF model," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 80–86, Jan. 2019.
- [11] Keysight. "PathWave device modeling—Keysight." 2019. [Online]. Available: <https://www.keysight.com/us/en/assets/7018-06692/technical-overviews/5965-7742.pdf>
- [12] R. Hao et al., "Normally-off p -GaInAlGaIn/GaN high electron mobility transistors using hydrogen plasma treatment," *Appl. Phys. Lett.*, vol. 109, no. 15, Oct. 2016, Art. no. 152106.
- [13] R. Hao et al., "Studies on fabrication and reliability of GaN high-resistivity-cap-layer HEMT," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1314–1320, Apr. 2018.
- [14] W. Curtice, "A MESFET model for use in the design of GaAs integrated circuits," *IEEE Trans. Microw. Theory Techn.*, vol. 28, no. 5, pp. 448–456, May 1980.
- [15] X. Li, M. Cui, and W. Liu, "A full GaN-integrated sawtooth generator based on enhancement-mode AlGaIn/GaN MIS-HEMT for GaN power converters," in *Proc. Int. Conf. IC Design Technol. (ICICDT)*, Jun. 2019, pp. 1–3.
- [16] Keysight. "PathWave device modeling (IC-CAP) software." 2021. [Online]. Available: <https://www.keysight.com/us/en/lib/software-detail/computer-software/pathwave-device-modeling-iccap-software-2213548.html>
- [17] S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Physics-based multi-bias RF large-signal GaN HEMT modeling and parameter extraction flow," *IEEE J. Electron Devices Soc.*, vol. 5, no. 5, pp. 310–319, Sep. 2017.
- [18] "GS-065-004-1-L—GaN systems." 2019. [Online]. Available: <https://gansystems.com/gan-transistors/gs-065-004-1-l/>
- [19] J. Wei et al., "Charge storage mechanism of drain induced dynamic threshold voltage shift in p-GaN gate HEMTs," *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 526–529, Apr. 2019.
- [20] L. Efthymiou, K. Murukesan, G. Longobardi, F. Udrea, A. Shibib, and K. Terrill, "Understanding the threshold voltage instability during OFF-state stress in p-GaN HEMTs," *IEEE Electron Device Lett.*, vol. 40, no. 8, pp. 1253–1256, Aug. 2019.
- [21] S. Khandelwal et al. "IITK." 2012. [Online]. Available: <https://www.iitk.ac.in/asm/>
- [22] M. Cui et al., "Monolithic integration design of GaN-based power chip including gate driver for high-temperature DC—DC converters," *Jpn. J. Appl. Phys.*, vol. 58, no. 5, May 2019, Art. no. 56505.
- [23] M. Meneghini et al., "GaN-based power devices: Physics, reliability, and perspectives," *J. Appl. Phys.*, vol. 130, no. 18, Nov. 2021, Art. no. 181101.
- [24] Y. Wang et al., "TCAD-based investigation of the electrical characteristics of normally off p-GaN Passivated GaN HEMTs," in *Proc. Int. Conf. IC Design Technol. (ICICDT)*, Sep. 2022, pp. 57–60.
- [25] F. Li et al., "Demonstration of the hydrogen passivated GaN HEMTs IC platform," in *Proc. 35th Int. Symp. Power Semicond. Devices ICs (ISPSD)*, Jun. 2023, pp. 99–102.