

# 4H-SiC Radiation Hardened Static Random Access Memory

Shin-Ichiro Kuroki<sup>ID</sup>, Member, IEEE, Toya Kai, Taisei Ozaki, Kazutoshi Kojima<sup>ID</sup>, Akinori Takeyama<sup>ID</sup>, Takeshi Ohshima<sup>ID</sup>, and Yasunori Tanaka<sup>ID</sup>

**Abstract**—4H-SiC static random-access memory (SRAM) was suggested and demonstrated for extreme-environment applications. The 4H-SiC SRAMs show the proper memory states with high static noise margins (SNMs). After exposure to a significant gamma-ray radiation of 810 kGy, the SRAMs continued to function effectively, maintaining positive SNM values necessary for proper memory operation. After the gamma-ray radiation, the SRAM operation was tested at high temperature, and it continued to function normally even at temperatures as high as 500°C.

**Index Terms**—4H-SiC, SRAM, CMOS, total ionization dose effect, high temperature.

## I. INTRODUCTION

SILICON Carbide (SiC) is an increasingly promising wide bandgap semiconductor for power electronics, now being integrated into electric vehicles (EV) and bullet trains. This trend is driven by SiC's superior material properties, such as its high breakdown electric field and exceptional thermal conductivity, making it ideal for power electronics applications. Beyond these attributes, the SiC has high electron-hole pair creation energy and high atomic displacement energy. These properties allow us to enhance our application area of electronics in extreme environments with high temperatures and high radiation, such as space exploration, nuclear power stations, and nuclear fusion reactors. In Japan, we are facing the decommissioning of the Fukushima Daiichi Nuclear Power Station, which was damaged by a heavy earthquake and tsunami in 2011. For that, radiation-hardened electronics have been strongly requested.

The SiC electronics for extreme environments are mainly requested such as, radiation-hardened image sensors, amplifier

circuits, and logic processors. The SiC image sensors for extreme environments have been suggested and demonstrated. UV imaging with 4H-SiC has been demonstrated with image sensors based on 4H-SiC bipolar transistors [1]. Similarly, 4H-SiC active pixel sensors (APS) for CMOS image sensors, utilizing 4H-SiC MOSFETs, have been suggested and successfully demonstrated [2]. These 4H-SiC APSs remained operational after 2 MGy(H<sub>2</sub>O) gamma-ray irradiation, and real-time operation of 4H-SiC 64 pixels CMOS image sensors has been demonstrated [3]. For visible light detection, a hybrid-type CMOS image sensor with 4H-SiC MOSFETs and Si photodiode has been suggested [4]. For the logic circuits for the high temperature at around 500°C, 4H-SiC bipolar junction transistors (BJTs), 4H-SiC junction field effect transistors (JFETs), and 4H-SiC metal-oxide-semiconductor transistors (MOSFETs) have been demonstrated [5], [6], [7], [8], [9], [10], and high radiation-hardness of the SiC devices have been reported [11], [12], [13], [14]. 4H-SiC BJT and MOSFETs were demonstrated at up to 3.4 MGy(SiO<sub>2</sub>) [12] and 1.13 MGy(SiO<sub>2</sub>) [13], respectively. The device operation of 4H-SiC JFETs after 17 MGy(H<sub>2</sub>O) was also reported [14].

SiC CMOS circuits have been reported for the extreme environment applications [15]. With SiC NMOS and PMOS, CMOS operation has been demonstrated at a high temperature of 200°C [16]. 4H-SiC CMOS gate buffer circuits combined with SiC power devices are also suggested for reducing parasitic inductance [17]. On the other hand, the modern microprocessor consists of logic circuits for arithmetic logical unit (ALU) and memory circuits for registering data as its fundamental circuits. In the microprocessor, for the computation, reading and writing operations are executed at the register memory circuits, and then memory devices are used. Static random-access memory (SRAM) is the most common volatile memory for the register in silicon microprocessors. For developing the 4H-SiC CMOS large-scale integrated circuits, the SiC SRAM will be indispensable. The SiC SRAM has been reported as a component of SiC digital circuits [18], and its operation of up to 200°C with a source voltage of 20 V was demonstrated. For deriving more performance of SiC integrated circuits for harsh environment applications, the radiation hardness and the high temperature operations of the SRAM are strongly required. Recently, the radiation hardness of fully depleted Silicon-on-Insulator (FD-SOI) SRAM has been reported [19], [20]. The experimental total ionization dose (TID) results show that the FD-SOI SRAM cells are robust to doses around 200 krad(Si)(=2 kGy(Si)) [19],

Received 4 September 2024; revised 15 September 2024; accepted 19 September 2024. Date of publication 23 September 2024; date of current version 26 November 2024. This work was supported in part by JSPS KAKENHI (S) and (A), under Grant JP24H00035 and Grant JP20H00252. The review of this letter was arranged by Editor B. Govoreanu. (Corresponding author: Shin-Ichiro Kuroki.)

Shin-Ichiro Kuroki, Toya Kai, and Taisei Ozaki are with the Research Institute for Semiconductor Engineering (RISE), Hiroshima University, Hiroshima 739-8527, Japan (e-mail: skuroki@hiroshima-u.ac.jp).

Kazutoshi Kojima and Yasunori Tanaka are with the National Institute of Advanced Industrial Science and Technology (AIST), Ibaraki 305-8568, Japan.

Akinori Takeyama and Takeshi Ohshima are with the National Institute of Quantum Science and Technology (QST), Takasaki 370-1292, Japan.

Color versions of one or more figures in this letter are available at <https://doi.org/10.1109/LED.2024.3466612>.

Digital Object Identifier 10.1109/LED.2024.3466612




Fig. 1. 4H-SiC SRAMs: (a) circuit, (b) device layout, (c) microphotograph of the fabricated SRAM circuit, (d) layout of the SRAM half-cell inverter.

and static noise margin (SNM) of the read state became zero at 500 krad(Si) ( $\approx 5$  kGy(Si)) [20]. While FD-SOI SRAMs are suitable for radiation levels in the kGy range, achieving radiation hardness beyond 10 kGy requires the use of other semiconductor materials for SRAMs.

In this study, we designed and fabricated 4H-SiC SRAM with 4H-SiC CMOS and demonstrated its operation successfully with a source voltage of 12 V. We also investigated the SRAM operations after high gamma-ray radiation of 810 kGy.

## II. EXPERIMENT

4H-SiC 6T(transistor)-SRAMs with 4 NMOS and 2 PMOS were designed and fabricated. The circuit and layout of the SRAM are shown in Fig.1 (a) and (b). The half-cell invertors with word line and bit line were also fabricated for noise margin characterization. The channel length of NMOS and PMOS was 2  $\mu\text{m}$ . The channel widths were designed with SPICE simulation. The fabrication process closely followed our previous works [2], [8], [9], except for the n-well formation. The 4H-SiC n-well region was formed by n-type 4H-SiC epitaxial deposition after forming deep trench structures. A 4H-SiC P-type epitaxial layer was formed on a 4H-SiC (0001) 4° off-axis substrate. The thickness was 5  $\mu\text{m}$  and the impurity density was  $5 \times 10^{16} \text{ cm}^{-3}$ . For the n-well structure formation, after a lithography for the well region, Bosch etching on the SiC layer was carried out with gases of SF<sub>6</sub> and C<sub>4</sub>F<sub>8</sub>, and the SiC etching depth was 6  $\mu\text{m}$ . After the deep etching, n- epitaxial layer was grown up by high-temperature CVD. The impurity concentration was  $8 \times 10^{15} \text{ cm}^{-3}$ . Chemical mechanical planarization (CMP) was then performed to isolate n-well regions. For source/drain formation, SiO<sub>2</sub> was formed for the hard mask of high-temperature ion implantation. The SiO<sub>2</sub> hard mask was formed by APCVD at a thickness of 400 nm. After lithography for the n+ region, ion implantation was carried out at 500°C. The impurity was arsenic, and the ions were implanted at the depth of 70 nm for forming uniform impurity concentration in the SiC substrate. The impurity concentration was  $5 \times 10^{19} \text{ cm}^{-3}$ . After removing the SiO<sub>2</sub> hard mask layer, an APCVD SiO<sub>2</sub> layer was deposited again for p+ region formation. This p+ region contained source and drain regions of the PMOSs and body contacts of the NMOSs. After lithography for the p+ region, the ion implantation with the impurity concentration of  $4 \times 10^{20} \text{ cm}^{-3}$  was carried out, and the implanted impurity was aluminum. After the two ion-implantations, a carbon layer was formed on the SiC substrate, and activation annealing was applied at a temperature of 1700°C. After the impurity activation, thick SiO<sub>2</sub> of 500 nm was deposited by LPCVD. After a lithography for gate regions, the SiO<sub>2</sub> region was




Fig. 2. Output characteristics of the 4H-SiC SRAM half-cell inverter: (a) hold state, (b) read state, (c) write state.

patterned by a wet etching with buffered hydrofluoric acid (BHF) treatment. After that, thermal oxidation was carried out at 1150°C. The thickness was 15 nm. The gate oxide was treated with a post-oxidation annealing (POA) [21]. In this process, the wet-POA with H<sub>2</sub>O and O<sub>2</sub> was carried out to reduce PMOS's threshold voltage. After the gate oxide formation, contact vias were formed on the source and drain regions. For the via formation, SiO<sub>2</sub> was removed at this region, and Ni and Nb were deposited by a sputtering method and were annealed for forming silicide contacts [22]. Al gate electrodes and the first metal wiring layer were formed simultaneously, followed by the formation of three additional Al metal wiring layers and dielectrics [2]. After that, the samples were treated with H<sub>2</sub> annealing at 400°C. The microphotograph of the fabricated SRAM is shown in Fig.1 (c).

## III. RESULTS AND DISCUSSION

### A. 4H-SiC SRAM Operations

The output characteristics of the 4H-SiC SRAM was measured using the half-cell invertors at the “hold”, “read” and “write” states. Figure 2 shows the output characteristics of the three states. The measurements were carried out at the power supply voltage of  $V_{DD} = 12, 14, \text{ and } 16 \text{ V}$ . The butterfly curves of the “hold” states showed proper SRAM characteristics with the wide SNMs. The SNMs are defined by the length of the diagonal of the maximal area square as shown in Fig.2. And at  $V_{IN} = 0$  and  $V_{IN} = V_{DD}$ , in which NMOS and PMOS in the SRAM were turned off, the output voltage kept the values at  $V_{OUT} = V_{DD}$  and  $V_{OUT} = 0$ , respectively, in other word voltage drops were not observed, then any leakage currents were ignorable. As the  $V_{DD}$  value increased, the ON regions of both NMOS and PMOS transistors expanded, and the logical switching points stabilized at approximately half of the  $V_{DD}$  value. Figure 3 shows the SRAM memory operations. In the writing operation, at first, the bit lines 1 and 2 were set to be  $V_{DD}$  and 0 V respectively, and the word line was turned on to be  $V_{DD}$ , and the SRAM cell became a “1” state. In the read operation, the bit lines were initially pre-charged to  $V_{DD}$  and then left floating, after which the word line was activated. At this state, a voltage drop was observed at the bit line 2, indicating that the SRAM cell retained the “1” state, thus confirming a successful read operation. The writing-and-reading “0” state in the 4H-SiC SRAM were also successfully performed.

### B. Total Ionization Dose Effects

The radiation experiments were carried out in the Co-60 radiation facility, in QST, Takasaki, Japan. The gamma-ray dose rate was 9 kGy(H<sub>2</sub>O)/h and irradiated up to 810 kGy(H<sub>2</sub>O). Figure 4 shows the transfer characteristics of the 4H-SiC MOSFETs and output characteristics




Fig. 3. Writing-reading operation characteristics of the 4H-SiC SRAM cell.




Fig. 4. Transfer characteristics of the 4H-SiC MOSFETs and output characteristics of the 4H-SiC CMOS inverter after gamma-ray radiation: (a) PMOS, (b) NMOS, (c) CMOS, and (d) switching threshold.

of the 4H-SiC CMOS inverter after gamma-ray radiation. The NMOS was relatively stable to the radiation, however, the PMOS threshold voltage was decreased slightly by the 810 kGy radiation. This threshold voltage reduction in the PMOS induced a reduction of the CMOS switching threshold shown in Fig. 4 (d). Figure 4 (d) also shows the difference of the switching threshold between forward and reverse scans slightly increased after the gamma-ray exposure. Figures 5 (a), (b), and (c) show the output characteristics at the “hold”, “read” and “write” states of the SRAM half-cell inverter. After exposure to the high radiation dose of 810 kGy, the half-cell inverter maintained its output characteristics, with the SNMs remaining sufficient for reliable memory operation. Figure 5 (d) shows the SNMs as the function of total ionization dose. As the radiation increased, the “write” states’ SNM slightly increased, on the other hand, the “read” states’ SNM decreased. This is because positive charges remained in the gate oxide after the radiation, and threshold voltage was shifted to the negative side at both NMOS and PMOS and then the NMOS current increased, however, the PMOS current decreased, as shown in Figs. 4 (a) and (b). The increased current in the pass-gate NMOSs along the word line enhanced the stability of the “write” state but reduced stability in the




Fig. 5. Output characteristics of the 4H-SiC SRAM half-cell inverter after gamma-ray radiation: (a) hold state, (b) read state, (c) write state, and (d) static noise margins (SNMs).




Fig. 6. Writing-reading operation at 500°C of the 4H-SiC SRAM cell after high gamma-ray radiation of 810 kGy.

“read” state. For more radiation hardness, it is necessary to combine the device design for reducing positive charges in the gate oxide and circuits designs for keeping the memory stable. Following the 810 kGy radiation dose, the SRAM operation was further tested at a high temperature of 500°C. Figure 6 shows the operation characteristics at 500°C. The operation frequency was 13 kHz. The writing-and-reading operations on the 4H-SiC SRAM were successfully observed.

#### IV. CONCLUSION

A 4H-SiC SRAM was successfully designed and fabricated with 4H-SiC CMOS technologies. With the SRAM half-cell inverter, the “hold”, “write” and “read” states were investigated, and these states showed enough static noise margins for the SRAM operation. At the 4H-SiC SRAM cell, the writing-and reading operations of “1” and “0” states were successfully performed. The effects of high gamma-ray irradiation were also evaluated, with the SRAM maintaining functionality even after exposure to a total dose of 810 kGy, and all SNMs remaining positive. Additionally, the SRAM demonstrated operational capability at elevated temperatures of up to 500°C. These results indicate that 4H-SiC SRAM holds significant potential as volatile memory for extreme-environment applications.

## REFERENCES

- [1] S. Hou, M. Shakir, P.-E. Hellström, B. G. Malm, C.-M. Zetterling, and M. Östling, "A silicon carbide 256 pixel UV image sensor array operating at 400 °C," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 116–121, 2020, doi: [10.1109/JEDS.2020.2966680](https://doi.org/10.1109/JEDS.2020.2966680).
- [2] M. Tsutsumi, T. Meguro, A. Takeyama, T. Ohshima, Y. Tanaka, and S.-I. Kuroki, "Integrated 4H-SiC photosensors with active pixel sensor-type circuits for MGy-class radiation hardened CMOS UV image sensor," *IEEE Electron Device Lett.*, vol. 44, no. 1, pp. 100–103, Jan. 2023, doi: [10.1109/LED.2022.3226494](https://doi.org/10.1109/LED.2022.3226494).
- [3] T. Meguro, M. Tsutsumi, A. Takeyama, T. Ohshima, Y. Tanaka, and S.-I. Kuroki, "4H-SiC 64 pixels CMOS image sensors with 3T/4T-APS arrays," *Appl. Phys. Exp.*, vol. 17, no. 8, Aug. 2024, Art. no. 081005, doi: [10.35848/1882-0786/ad665f](https://doi.org/10.35848/1882-0786/ad665f).
- [4] T. Meguro, A. Takeyama, T. Ohshima, Y. Tanaka, and S.-I. Kuroki, "Hybrid pixels with Si photodiode and 4H-SiC MOSFETs using direct heterogeneous bonding toward radiation hardened CMOS image sensors," *IEEE Electron Device Lett.*, vol. 43, no. 10, pp. 1713–1716, Oct. 2022, doi: [10.1109/LED.2022.3200124](https://doi.org/10.1109/LED.2022.3200124).
- [5] L. Lanni, B. G. Malm, M. Ostling, and C.-M. Zetterling, "500° C bipolar integrated OR/NOR gate in 4H-SiC," *IEEE Electron Device Lett.*, vol. 34, no. 9, pp. 1091–1093, Sep. 2013, doi: [10.1109/LED.2013.2272649](https://doi.org/10.1109/LED.2013.2272649).
- [6] M. Shakir, S. Hou, B. G. Malm, M. Östling, and C.-M. Zetterling, "A 600 °C TTL-based 11-stage ring oscillator in bipolar silicon carbide technology," *IEEE Electron Device Lett.*, vol. 39, no. 10, pp. 1540–1543, Oct. 2018, doi: [10.1109/LED.2018.2864338](https://doi.org/10.1109/LED.2018.2864338).
- [7] P. G. Neudeck, L. Chen, R. D. Meredith, D. Lukco, D. J. Spry, L. M. Nakley, and G. W. Hunter, "Operational testing of 4H-SiC JFET ICs for 60 days directly exposed to Venus surface atmospheric conditions," *IEEE J. Electron Devices Soc.*, vol. 7, pp. 100–110, 2019, doi: [10.1109/JEDS.2018.2882693](https://doi.org/10.1109/JEDS.2018.2882693).
- [8] V. Van Cuong, S. Ishikawa, T. Maeda, H. Sezaki, T. Meguro, and S.-I. Kuroki, "High-temperature reliability of integrated circuit based on 4H-SiC MOSFET with Ni/Nb ohmic contacts for harsh environment applications," *Jpn. J. Appl. Phys.*, vol. 59, no. 12, Nov. 2020, Art. no. 126504, doi: [10.35848/1347-4065/abc924](https://doi.org/10.35848/1347-4065/abc924).
- [9] V. Van Cuong, T. Meguro, S. Ishikawa, T. Maeda, H. Sezaki, and S.-I. Kuroki, "Amplifier based on 4H-SiC MOSFET operation at 500 °C for harsh environment applications," *IEEE Trans. Electron Devices*, vol. 69, no. 8, pp. 4194–4199, Aug. 2022, doi: [10.1109/TED.2022.3184663](https://doi.org/10.1109/TED.2022.3184663).
- [10] V. Van Cuong, T. Meguro, S. Ishikawa, T. Maeda, H. Sezaki, and S.-I. Kuroki, "Thermal stability of TiN gate electrode for 4H-SiC MOSFETs and integrated circuits," *Jpn. J. Appl. Phys.*, vol. 63, no. 8, Aug. 2024, Art. no. 086503, doi: [10.35848/1347-4065/ad665b](https://doi.org/10.35848/1347-4065/ad665b).
- [11] K. K. Lee, T. Ohshima, and H. Itoh, "Performance of gamma irradiated p-channel 6H SiC MOSFETs: High total dose," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 1, pp. 194–200, Feb. 2003, doi: [10.1109/TNS.2002.807853](https://doi.org/10.1109/TNS.2002.807853).
- [12] S. S. Suvanam, S.-I. Kuroki, L. Lanni, R. Hadayati, T. Ohshima, T. Makino, A. Hallén, and C.-M. Zetterling, "High gamma ray tolerance for 4H-SiC bipolar circuits," *IEEE Trans. Nucl. Sci.*, vol. 64, no. 2, pp. 852–858, Feb. 2017, doi: [10.1109/TNS.2016.2642899](https://doi.org/10.1109/TNS.2016.2642899).
- [13] S. I. Kuroki, H. Nagatsuma, W. De Silva, S. Ishikawa, T. Maeda, H. Sezaki, T. Kikkawa, T. Makino, T. Ohshima, M. Östling, and C. M. Zetterling, "Characterization of 4H-SiC nMOSFETs in harsh environments, high-temperature and high gamma-ray radiation," *Mater. Sci. Forum*, vol. 858, pp. 864–867, May 2016, doi: [10.4028/www.scientific.net/msf.858.864](https://doi.org/10.4028/www.scientific.net/msf.858.864).
- [14] A. Takeyama, T. Makino, Y. Tanaka, S.-I. Kuroki, and T. Ohshima, "Threshold voltage instability and hysteresis in gamma-rays irradiated 4H-SiC junction field effect transistors," *J. Appl. Phys.*, vol. 131, no. 24, Jun. 2022, Art. no. 2445031, doi: [10.1063/5.0095841](https://doi.org/10.1063/5.0095841).
- [15] H. Wang, P. Lai, M. Z. Islam, A. S. M. K. Hasan, A. Di Mauro, N.-E.-A. Anika, R. Russell, Z. Feng, K. Chen, A. Faruque, T. White, Z. Chen, and H. A. Mantooth, "A review of silicon carbide CMOS technology for harsh environments," *Mater. Sci. Semiconductor Process.*, vol. 178, Aug. 2024, Art. no. 108422, doi: [10.1016/j.mssp.2024.108422](https://doi.org/10.1016/j.mssp.2024.108422).
- [16] M. Ekström, B. G. Malm, and C.-M. Zetterling, "High-temperature recessed channel SiC CMOS inverters and ring oscillators," *IEEE Electron Device Lett.*, vol. 40, no. 5, pp. 670–673, May 2019, doi: [10.1109/LED.2019.2903184](https://doi.org/10.1109/LED.2019.2903184).
- [17] M. Okamoto, A. Yao, H. Sato, and S. Harada, "First demonstration of a monolithic SiC power IC integrating a vertical MOSFET with a CMOS gate buffer," in *Proc. 33rd Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2021, pp. 71–74, doi: [10.23919/ISPSD50666.2021.9452262](https://doi.org/10.23919/ISPSD50666.2021.9452262).
- [18] J. Romijn, S. Vollebregt, L. M. Middelburg, B. E. Mansouri, H. W. van Zeijl, A. May, T. Erlbacher, G. Zhang, and P. M. Sarro, "Integrated digital and analog circuit blocks in a scalable silicon carbide CMOS technology," *IEEE Trans. Electron Devices*, vol. 69, no. 1, pp. 4–10, Jan. 2022, doi: [10.1109/TED.2021.3125279](https://doi.org/10.1109/TED.2021.3125279).
- [19] L. T. Clark, W. E. Brown, K. E. Holbert, A. Rao, P. Bikkina, M. Turowski, A. Levy, T. Alvarez, J. D. Butler, C. S. YoungSciortino, and S. M. Guertin, "Total ionizing dose response of a 22-nm compiled fully depleted silicon-on-insulator static random access memory," *IEEE Trans. Nucl. Sci.*, vol. 70, no. 8, pp. 2034–2041, Aug. 2023, doi: [10.1109/TNS.2023.3244106](https://doi.org/10.1109/TNS.2023.3244106).
- [20] Q. Zheng, J. Cui, Y. Li, and Q. Guo, "Impact of TID irradiation on static noise margin of 22 nm UTBB FD-SOI 6-T SRAM cells," *IEEE Trans. Nucl. Sci.*, vol. 71, no. 3, pp. 281–287, Mar. 2024, doi: [10.1109/TNS.2024.3360485](https://doi.org/10.1109/TNS.2024.3360485).
- [21] J. Koyanagi, M. Nishida, and K. Kita, "Significant reduction of interface trap density of SiC PMOSFETs by post-oxidation H<sub>2</sub>O annealing processes with different oxygen partial pressures," *Jpn. J. Appl. Phys.*, vol. 59, no. SM, May 2020, Art. no. SMMA06, doi: [10.35848/1347-4065/ab8e1f](https://doi.org/10.35848/1347-4065/ab8e1f).
- [22] V. Van Cuong, S. Ishikawa, T. Maeda, H. Sezaki, S. Yasuno, T. Koganezawa, T. Miyazaki, and S.-I. Kuroki, "High-temperature reliability of Ni/Nb ohmic contacts on 4H-SiC for harsh environment applications," *Thin Solid Films*, vol. 669, pp. 306–314, Jan. 2019, doi: [10.1016/j.tsf.2018.11.014](https://doi.org/10.1016/j.tsf.2018.11.014).