

# High- $k$ Metal–Insulator–Metal Capacitors for RF and Mixed-Signal VLSI Circuits: Challenges and Opportunities

*This article presents a detailed review of the progress in metal–insulator–metal capacitor technology and provides insight into challenges and opportunities for future research.*

By D. KANNADASSAN<sup>1</sup>, Senior Member IEEE, K. SIVASANKARAN<sup>2</sup>, Senior Member IEEE, S. KUMARAVEL<sup>3</sup>, Senior Member IEEE, CHUN-HU CHENG<sup>4</sup>, Senior Member IEEE, MARYAM SHOJAEI BAGHINI<sup>5</sup>, Senior Member IEEE, AND P. S. MALLICK, Senior Member IEEE

**ABSTRACT** | Metal–insulator–metal (MIM) capacitors are inevitable and critical passive components in analog, mixed-signal, and memory applications. These capacitors occupy nearly 40% of circuit area among other passive and active components of the integrated circuit (IC). Considering this fact, the International Roadmap for Devices and Systems (IRDS) recognized and recommended the miniaturization of MIM capacitors with high permittivity dielectric materials. For future analog and radio frequency (RF) applications, the IRDS has predicted that MIM capacitors should hold a high capacitance density of  $>10$  fF/ $\mu\text{m}^2$ , a low voltage linearity of  $<100$  ppm/ $V^2$ , and a low leakage current density of  $<10$  nA/ $\text{cm}^2$ . In this regard, many research works have been carried out over the last few decades with various high- $k$  dielectrics to achieve “low voltage linearity.” However, many of them are facing problems with structural defects, interface traps, and poor polarization

process due to limitations of fabrication processes. This article attempts to review the challenges and opportunities involved in the reduction of voltage linearity and leakage of MIM capacitors. Also, this article presents the physical limits and challenges involved in MIM capacitor integration with back end of line (BEOL) process of recent complementary metal–oxide–semiconductor (CMOS) technologies. Using physical modeling, the design formula for low voltage linearity coefficient was derived, which helps IC developers in the design and implementation of highly linear RF-analog and mixed-signal (AMS) systems.

**KEYWORDS** | Back end of line (BEOL); high- $k$  dielectrics; leakage; metal–insulator–metal (MIM) capacitors; radio frequency (RF)/mixed-signal integrated circuits (ICs); voltage linearity.

## I. MOTIVATION

Wireless communication and advanced computational technologies are integrated into a single chip for smartphones and wireless personal area network applications, which are collectively called system-on-chip (SoC). Alternatively, the applications of SoC are extended in various domains, such as the Internet of Things (IoT), biomedical, and radio astronomy. SoC technology needs denser integrated circuit (IC) chips with many independent functionalities, such as digital signal processor (DSP), image processor, memory, analog/radio frequency (RF) systems, and networking. Considering these requirements, a new trend, called “More than Moore” (MTM), was

Received 8 January 2024; revised 2 July 2024 and 21 October 2024; accepted 21 November 2024. Date of publication 9 December 2024; date of current version 19 December 2024. This work was supported by Indian Nanoelectronics User’s Program (INUP), Government of India, through the Center for Excellence in Nanoelectronics, IIT Bombay. (Corresponding author: D. Kannadassan.)

D. Kannadassan, K. Sivasankaran, and S. Kumaravel are with the School of Electronics Engineering, Vellore Institute of Technology, Vellore 632014, India (e-mail: dkannadassan@vit.ac.in).

Chun-Hu Cheng is with the Department of Mechatronic Engineering, National Taiwan Normal University, Taipei 10610, Taiwan.

Maryam Shojaei Baghini is with the Department of Electrical Engineering, IIT Bombay, Mumbai 400076, India.

P. S. Mallick is with the School of Electrical Engineering, Vellore Institute of Technology, Vellore 632014, India.


Digital Object Identifier 10.1109/JPROC.2024.3506996

initiated by the International Technology Roadmap for Semiconductors (ITRS) in 2005, beyond the “Moore’s law” [1], [2]. In recent times, the MTM trend has been reviewed by the International Roadmap for Devices and Systems (IRDS) to incorporate analog/RF/microwave, sensors, and energy harvesting circuit integration and miniaturization [3].

In transceiver SoCs, a few fundamental blocks/circuits are essential, such as modulator systems, analog circuits, analog-to-digital (AD) circuits, or mixed-signal circuits, commonly referred to as analog and mixed-signal (AMS) circuits. These subsystems need high-precision elements to drive and process the high-frequency signals. On the other hand, the linearity and mismatch are challenging in high-precision low-power biomedical and communication ICs. To quantify the performances of such subsystems, a few driving figures of merit (FOMs) of IC technologies were attributed, namely, frequency of operation, bias/drive voltage, power consumption, semiconductor and insulating materials, die size, and fabrication cost. While considering these FOMs and standard specifications, scaling of transistor alone cannot improve the performance-to-cost ratio. Therefore, the miniaturization of various passive elements, such as inductors and capacitors, is required according to the MTM of IRDS.

“Capacitor” is an essential and significant passive element in various AMS applications. Capacitors are often used for dc isolation, coupling, decoupling, and bypass in AMS circuits. In these circuits, various sizes of capacitors or capacitor banks take a large portion of IC area. Therefore, the miniaturization of capacitors has become a challenge for IC fabrication. Metal-oxide-semiconductor (MOS) capacitors were employed for many years due to the advantages of native complementary metal-oxide-semiconductor (CMOS) technology. Also, MOS capacitors can be integrated with other active elements easily. However, they suffer from undesirable variations in capacitance due to charge accumulation at oxide-semiconductor and depletion effects at polysilicon electrodes. This results in nonlinearity, poor quality factor, and large sheet resistance. These factors in MOS capacitor are not acceptable for high-precision processing techniques [4]. Due to this, nanostructured parallel-plate capacitors with metal electrodes became popular, and later, they were called “metal-insulator-metal (MIM) capacitors.”

Reports of ITRS and IRDS, published from 2000 to 2021, recognized the advantages of MIM capacitor and recommended it for AMS and dynamic random access memory (DRAM) applications. Those reports list the technology requirements and challenges for MIM capacitor through various performance parameters, such as high capacitance density of  $>10 \text{ fF}/\mu\text{m}^2$  and voltage linearity of  $<100 \text{ ppm}/\text{V}^2$  [3]. Many articles were published earlier on the fabrication of high- $k$  dielectric MIM capacitors using various dielectric deposition techniques to meet these challenges. Among them, many are successful in achieving high capacitance density. However, many capacitors show high voltage linearity, high leakage current density, and low



**Fig. 1.** Kilby’s first IC [5] was an RC phase shift oscillator with a planar p-n junction capacitor, which is the first analog IC capacitor.

quality factor. This is due to the structural defects during deposition and defects due to long electrical stress. In view of these facts, several attempts on hybrid or multilayer MIM capacitors have been demonstrated over the past two decades.

In many RF/AMS ICs, MIM capacitors are fabricated, along with transistors, using back end of line (BEOL) and front end of line (FEOL) technologies. Therefore, the compatibility of the desired dielectric layers with BEOL/FEOL process is essential. In this article, we presented the detailed review of the progress in MIM capacitor technology. It starts with evaluation of MIM capacitors, from first to recent ICs. Then, the performance parameters of MIM capacitors are described with short notes. Based on these parameters, the progress in experimental and theoretical works on MIM capacitors is reviewed in multiple categories, namely, single, hybrid, and multiple dielectric layers. From these observations, the limiting issues are addressed using analytical modeling. This article also lists the challenges and opportunities for the development of high-performance MIM capacitors for next-generation AMS/RF ICs.

## II. EVOLUTION OF MIM CAPACITORS

Kilby’s first IC was an RC phase shift oscillator that was constructed with one transistor, three resistors, and one capacitor, as shown in Fig. 1 [5]. This first analog IC capacitor was a planar p-n junction capacitor, made of diffusing n-type layer in p-type substrate with single top electrode plate [5]. Later, MOS capacitors were also proposed with a stack of  $\text{SiO}_2/\text{Si}$  between two metal plates [5]. However, it was claimed that the  $\text{SiO}_2/\text{Si}$  MOS capacitors showed a better stable capacitance than p-n junction capacitance. From 1960 to 1990, many researchers developed various planar capacitors for wireless radio circuits. MOS capacitor fabrication methods were optimized and became the most successful technology. High- $k$  materials, such as  $\text{Si}_3\text{N}_4$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{TiO}_2$ , and  $\text{Ta}_2\text{O}_5$ , were predominately used in capacitors as insulators to increase the capacitance density. In the 1990s, nanostructured thin-film technologies evolved in the fabrication of single-chip radio-frequency integrated circuits (RFICs) [6].



MOS capacitor was largely preferred for AMS IC technologies. However, it showed undesirable variations in capacitance with voltage and poor interface quality with high- $k$  materials. These variations are tolerable in some applications, such as DRAM and few analog applications. However, it cannot be acceptable in high-precision circuits, such as DSPs, and AD and digital-to-analog (DA) converters [7], [8]. The precision is not about the value of capacitance, but it is a measure of sensitivity of capacitance with voltage and temperature, often measured using the voltage coefficient of capacitance (VCC). The VCC depends on the quality of dielectric material, thickness of dielectric layer, and interface property of metal/insulator or polysilicon/insulator. Those three properties are largely affected by the fabrication method.

Polysilicon–insulator–polysilicon (PIP) capacitors replaced MOS capacitors in 1999 [7], [8], [11]. PIP capacitors were realized using liquid-phase chemical vapor deposition (LPCVD) grown polysilicon layers and with high-temperature deposition of dielectric, such as thermal oxidation [7], [8]. However, PIP capacitors also suffered variations of capacitance with voltage due to the depletion effect at the polysilicon/substrate interface and associated parasitic capacitance. With careful reduction of depletion effect, PIP capacitors had shown lower voltage linearity than MOS capacitors [7]. However, the in situ doping of polysilicon and additional mask for etching had increased the manufacturing cost compared to the CMOS technology. Though PIP capacitor technology was well established, poor RF compatibility at very high frequency, poor quality factor ( $<50$ ) due to resistive losses at polysilicon plates, intraelement parasitic capacitance, and lossy silicon substrate were the dominant weaknesses [4], [7].

Metal electrodes were used to replace the polysilicon top and bottom contacts, particularly Pt or TiN [4], so they were called “MIM capacitors.” It was constructed over top of metal lines to avoid series resistance and crosstalk between silicon substrates. PIP and MIM capacitors are shown in Fig. 2(a) and (b), respectively. The inset of Fig. 2(a) shows the cross-sectional view of PIP capacitor, which had been placed over a field oxide. The voltage linearity of this capacitor is shown in Fig. 2(a). It can be observed that the increase in doping of polysilicon improved the VCC. This is due to the reduction of depletion at polysilicon/insulator interfaces. On the other hand, MIM capacitors with  $\text{Al}_2\text{O}_3$  and  $\text{AlTiO}_x$  dielectric layer are shown in the inset of Fig. 2(b), which exhibits a very low dependence with voltage and frequency. This is due to an improved metal/insulator interface, and the field distribution of MIM capacitors lies within two metal electrodes.

### III. PERFORMANCE MEASURES OF MIM CAPACITORS

The performance of the MIM capacitor can be evaluated by many parameters, such as capacitance density, leakage current density, voltage nonlinearity, breakdown field, dielectric relaxation, dependence of capacitance with frequency,




**Fig. 2.** In the evolution of capacitors for ICs, two important structures were significant. (a) PIP capacitor [7], shown in inset, whose variation of capacitance for applied voltage is high about  $>2000$  ppm/V<sup>2</sup>. (b) MIM capacitor, in the inset, has almost stable capacitance with applied voltage for dielectric layer of  $\text{Al}_2\text{O}_3$  and  $\text{AlTiO}_x$  [4].

and reliability. The minimum and maximum values of these parameters are limited based on the applications. For example, the dependence of capacitance with voltage in an MIM capacitor is acceptable in a DRAM circuit, but this is severely constrained in analog or mixed-signal applications. On the other hand, the leakage current density is limited to almost the same as  $10$  nA/cm<sup>2</sup> for both applications. The leakage current density should be extremely low for blocking capacitors, but decoupling capacitors can be leaky. In this section, the performance parameters of MIM capacitors are reviewed with short notes.

#### A. Capacitance Density

Integrated MIM capacitors are almost similar to planar parallel-plate capacitors. Its capacitance density can be expressed using the well known equation

$$\frac{C}{A} = \frac{\epsilon_0 \epsilon_r}{d} \quad (1)$$



**Fig. 3.** (a) Relationship between the capacitance density of MIM capacitors with various dielectrics and the relative permittivity ( $\epsilon_r$ ) shows a linear fit. This indicates the need of high- $k$  dielectrics to achieve the ITRS/IRDS challenge of  $>10$  fF/ $\mu$  m<sup>2</sup> (above the shaded region). Voltage linearity characteristics of MIM capacitors with (b) HfO<sub>2</sub> and (c) Al<sub>2</sub>O<sub>3</sub> indicate the dependency of capacitance with applied potential with a parabolic fit  $C(V) = C_0(\alpha V^2 + \beta V + 1)$ . The fitting coefficients  $\alpha$  and  $\beta$  are presented in insets (measured data: [9], [10]).

where  $C$  and  $A$  are the capacitance and electrode area, respectively; and  $\epsilon_0$ ,  $\epsilon_r$ , and  $d$  are the free-space permittivity, relative permittivity of dielectric material, and thickness of dielectric layer, respectively. Since all IC designs have scaled to micrometer level, the capacitance density is preferred with unit of “fF/ $\mu$ m<sup>2</sup>.”  $\epsilon_r$  is also represented as  $k$  elsewhere, referring to “kappa.” It is clear that the capacitance density is directly proportional to the dielectric constant and inversely proportional to dielectric thickness. In this regard, many high- $k$  materials have been introduced in MIM capacitors, whose dielectric constant is higher than that of SiO<sub>2</sub> ( $k = 3.9$ ). On the other hand, the thickness of dielectric layer  $d$  should be as low as possible, which depends on the dielectric deposition method and acceptable leakage current density.

Fig. 3(a) shows the capacitance density as a function of relative dielectric permittivity. The shaded region distinguishes the capacitance density above and below the ITRS/IRDS recommendation of  $>10$  fF/ $\mu$ m<sup>2</sup>. A linear relationship of capacitance density with permittivity is observed. It is clear that most of the oxide thin-film quality and technologies show relatively similar performance. Among these oxides, high- $k$  dielectric materials, such as Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and Ta<sub>2</sub>O<sub>5</sub>, have been often used in MIM capacitors, which show high capacitance density with good reliability and low leakage current density [15], [16], [17], [18]. Yet, Al<sub>2</sub>O<sub>3</sub> MIM capacitors were demonstrated with capacitance density  $<10$  fF/ $\mu$ m<sup>2</sup>. Oxides with  $\epsilon_r > 20$ , such as HfO<sub>2</sub> and ZrO<sub>2</sub>, show high capacitance density. Although Ta<sub>2</sub>O<sub>5</sub> shows a high permittivity, it results in capacitance density  $<10$  fF/ $\mu$ m<sup>2</sup>. This is due to crystalline nature of Ta<sub>2</sub>O<sub>5</sub>. Rare-earth materials show relatively high capacitance density, and however, the process integration with existing CMOS process flow should be explored. Ferroelectric materials show several orders of dielectric constant than paraelectrics. BaTiO<sub>3</sub>, Br <sub>$x$</sub> Sr <sub>$1-x$</sub> TiO<sub>3</sub>, and other ferroelectric materials have also been employed recently

[14], [19]. It has been found that the crystalline properties, grain size, and processing temperature are largely affecting the quality and dielectric constant of ferroelectric materials.

## B. Voltage Linearity


In AMS applications, each swing of signal (peak-to-peak) is discretized by 1000 or more levels. In such cases, a small change in capacitance due to temperature or applied voltage may lead to errors in many calculations. This sensitivity to voltage is measured using VCC [7]

$$\text{VCC} = \left[ \frac{C(V) - C_0}{C_0} \right] \times 10^6 \text{ (ppm/V)} \quad (2)$$

where  $C_0$  is the capacitance measured at zero voltage. In most of the cases, the relation of VCC with voltage is parabolic in nature. Such parabolic characteristics are modeled using the empirical relation

$$C(V) = C_0 (\alpha V^2 + \beta V + 1) \quad (3)$$

where  $\alpha$  and  $\beta$  are the quadratic and linear coefficients of capacitance with units of ppm/V<sup>2</sup> and ppm/V, respectively. For example, Fig. 3(b) and (c) shows the measured capacitance–voltage ( $CV$ ) characteristics of the MIM capacitors with HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> dielectrics, reported by Ding et al. [9] and Hourdakos and Nassiopoulou [10], respectively. We show the fitting of empirical equation (3) with measured  $CV$  data. Both MIM capacitors exhibit a high quadratic VCC of  $>1000$  ppm/V<sup>2</sup>. For AMS applications, the challenge lies in reducing the quadratic VCC value to less than 100 ppm/V<sup>2</sup> [3]. It has been found in many reports that the VCC largely depends on polarization, thickness of dielectric layer, atomic arrangement, defect density, temperature, and signal frequency



**Fig. 4.** Signaling frequency influences the capacitance significantly which is evident from frequency-dependent capacitance characteristics of (a)  $\text{Al}_2\text{O}_3$  and  $\text{AlTiO}_x$  and (b)  $\text{SrTiO}_3$  and  $\text{BaTiO}_3$  MIM capacitors (measured data: [12], [13], [14]). The rate of reduction of capacitance for higher signaling frequency is attributed to the limited dielectric polarization process and the defects in the fabricated dielectric layer.

[20], [21]. Most of the MIM capacitors with high- $k$  dielectrics show positive quadratic VCC, which are reviewed in Section IV. Interestingly, few ferroelectrics and  $\text{SiO}_2$  show negative  $\alpha$  [20], [22]. The sign of  $\alpha$  depends on the density of induced and permanent dipoles in dielectrics [20]. Modeling of positive and negative quadratic VCCs is presented in the following sections.

### C. Frequency Dependence

Signaling frequency influences the capacitance significantly. When a time-varying signal is applied to an MIM capacitor, the dipolar molecules of dielectric material orient according to the positive and negative cycles. This mechanical rotation or polarization with electric field direction cannot follow the high-frequency electrical signal. Thus, the polarization of material reduces, which causes a reduction in polarizability or dielectric constant for higher frequencies, and such an effect is referred to as dielectric relaxation or frequency dependence of capacitance. Various polarization mechanisms, such as space charge polarization, orientation polarization, ionic polarization, and electronic polarization, are involved in the polarizability at various frequency ranges. The time lag between the external electric field and polarization decides the frequency range, often referred to as Curie-von Schweidler law. From the Deybe approximation, the decay of  $\varepsilon_r$  was derived, which shows a flat response between the frequency transitions [24]. Jonscher [24], [25] found that the frequency dependence of polarization is a fractional power law due to a many-body mechanism. This is referred to as the universal dielectric response. McPherson [26] simplified the expression as

$$\varepsilon_r = \varepsilon_{r0} \left( \frac{f_0}{f} \right)^n \quad (4)$$


where  $\varepsilon_{r0}$  is the dielectric constant at signaling frequency  $f = f_0$ . This physical model was verified for  $\text{SiO}_2$  nanoparticle successfully. The fitting factor  $n$  typically ranges from 0.04 to 0.05.

The atomic arrangement and defect profile of dielectric material also influence the polarization mechanism according to excitation signal frequency. Therefore, the material and quality of fabrication technology decide the rate of reduction of capacitance with frequency. For example, the thermally oxidized  $\text{Al}_2\text{O}_3$  and  $\text{AlTiO}_x$  MIM capacitors exhibit different rates of reduction in capacitance for increase in frequency [12], as shown in Fig. 4(a). It is clear that the capacitance density of  $\text{AlTiO}_x$  MIM capacitor shows a fast reduction of capacitance as frequency increases. This is the result of high density of defects/traps and low time constant of traps available at the metal-to-oxide interface [12]. Ferroelectric materials, such as  $\text{SrTiO}_2$  and  $\text{BaTiO}_2$ , show high permittivity. However, they exhibit faster degradation of capacitance with frequency compared to paraelectric materials. This is due to the large trap density and grain size of ferroelectrics. Fig. 4(b) shows the frequency-dependent capacitance of  $\text{SrTiO}_2$  and  $\text{BaTiO}_2$  MIM capacitors. We can observe that the  $\text{BaTiO}_2$  MIM capacitor shows a fast reduction of capacitance compared to  $\text{SrTiO}_2$  MIM capacitors. This is due to the Ni electrode that helps in the reduction of defects [13].

Quadratic-VCC of MIM capacitors is also influenced by signaling frequency. Gonon and Vallae [21] reported the modeling of VCC as a function of frequency and trap density based on the electrode polarization mechanism. It was observed that the dependence of capacitance in the MIM capacitor is due to field-activated mobility or hopping of charges with polarization. The model specifies the VCC as

$$\text{VCC} = \frac{\Delta C}{C_0} \approx \rho \frac{\sigma_0^{2n}}{\omega^{2n}} \quad (5)$$





**Fig. 5.** Leakage current density is an FOM of MIM capacitor. (a) Various leakage mechanisms involved in the charge transport of an anodic  $\text{Al}_2\text{O}_3$  MIM capacitors for the applied voltage are presented. (b) Induced leakage current and breakdown characteristics for a constant potential over a stress time, which showcases the aging performance of the MIM capacitor. (c) TBD for various constant stress voltages. This is useful to predict the reliability, failure, and lifetime characteristics of an MIM capacitor (measured data: [23]).

where  $\Delta C$  is the change in capacitance with voltage;  $C_0$  is the capacitance at zero bias; and  $\rho$  is the proportionality constant, which depends on Debye length and permittivity of dielectric material. It shows that the VCC decreases with frequency, which was confirmed with measured data [21]. It also indicates that the dielectric materials with high conductivity may exhibit high VCC due to the influence of high defect density.

#### D. Leakage Current and Reliability


Leakage mechanisms in MIM capacitors degrade the performance of RF and analog circuits. This intern attributes the power leakage of the circuit, which significantly affects the linearity and efficiency of the subsystem. Because of this, the reduction of leakage current in MIM capacitors has become one of the most important requirements. It was proved experimentally and mathematically that the leakage current density is higher for high- $k$  materials. It is well known that bandgap and relative permittivity of the metal oxides show a linear fit and inverse proportionality [27]. Due to this, the Schottky barrier (SB) height and effective barrier thickness at the metal/dielectric interface degrade and help the carriers to leak from one metal to another [28].

Five leakage mechanisms in dielectrics have been reported so far, namely, direct tunneling (DT), Fowler–Nordheim tunneling (FNT), Schottky emission (SE), Poole–Frenkel (PF) emission, and trap-assisted tunneling (TAT). Each mechanism dominates other at various ranges of applied voltage and trap distribution in dielectrics. Fig. 5(a) shows the measured leakage current density of an anodic alumina MIM capacitor [23], along with various leakage/conduction mechanisms involved. A higher slope at very low voltage indicates the Schottky thermionic emission of electrons to the unoccupied defect or trap states near metal–insulator interface. Low field current density is dominated by TAT, which depends on temperature, defect density, and trap well depth. PF

emission occurs at high fields due to the excitation of trapped electrons in the defect states to conduction states, in bulk dielectrics. Poole–Frankel emission/saturation is observed after the second knee point. The trap barrier height is reduced to zero for voltages above the second knee point, and thus, the charged (coulombic) traps have no effect on the carrier transport [29].

The reliability of an MIM capacitor is statistical information about the device’s performance under certain real-time conditions, such as continuous electrical, temperature, and mechanical stresses. It specifies the lifetime of an MIM capacitor under continuous time electrical stress. To measure this parameter, the leakage current density of test device is measured at a constant voltage for a period of time, say  $10^5$  s at 20 V. This applied electrical stress creates new traps in the dielectric layer, which changes the leakage current, and this is called stress-induced leakage current (SILC). These newly created traps form a leaky path for the charge flow and result in a breakdown, which is recorded as time to breakdown (TBD). TBD can be measured at various high constant stress voltages. Fig. 5(b) and (c) shows the measured TBD characteristics of an anodic  $\text{Al}_2\text{O}_3$  MIM capacitors [23]. This capacitor shows a high reliability, which shall break down after ten years if 1 V is applied continuously.

Time-dependent dielectric breakdown (TDDB) is often studied to understand the stress and failure mechanisms of MIM capacitors. One of the reliability specifications in MIM capacitors is that the TDDB should satisfy at least ten-year lifetime and the accumulated failure rate of  $<10$  ppm.  $\text{SiO}_2$ ,  $\text{Ta}_2\text{O}_5$ , and  $\text{HfO}_2$  are often preferred for MIM capacitors as these materials show excellent thermodynamical stability. Many dielectric stacks were proposed for MIM capacitors to achieve high reliability. However, there is a need for dielectric reliability assessment through physics-based model to predict lifetime at a few operating conditions. These models were classified in to two categories [26]: 1) field-based ( $E$ -models) and 2) current-based ( $1/E$ -models) TDDB models. For instance, the  $E$ -models



**Fig. 6.** (a) Fitting of the simple LC equivalent circuit model, shown in the inset, with measured effective capacitance of an MIM capacitor. This indicates the transition of capacitive to inductive nature at a very high frequency, known as series resonant frequency  $f_s$ . The relationship between the energy lost and stored by a capacitor is measured by the quality (Q) factor. (b) Measured Q factor of an MIM capacitor with the computed Q factor of an equivalent series RC model. It reveals that the loss or series resistance increases with frequency, as presented in the inset. (Measured data: [33].)

have been reported using the exponential law [30]

$$t_{\text{TDDB}} = t_0 e^{-\varsigma V}.$$

Alternative to these models, semi-empirical models were reported with power law [31]

$$t_{\text{TDDB}} = \eta V^{-n}$$

which was found suitable to compute the TDDB even for positive/negative electrical stress conditions. However, these models are semi-empirical, which shall not be used to design or optimize the MIM capacitors. McPherson [26] presented a detailed physical model for frequency-dependent TDDB lifetime of MOS capacitors through extensive computation and analysis of local field at the molecular level. In this model, first the local field  $E_{\text{loc}}$  was computed as a function of  $\epsilon_r$  as

$$E_{\text{loc}} = [1 + L(\epsilon_r - 1)] E_{\text{di}} = \left[ \frac{2 + \epsilon_r}{3} \right] E_{\text{di}} \quad (6)$$

where  $L = 1/3$  is the Lorentz factor for field correction [26]. Equation (6) is used to compute the recovery rate from the metastable bonded state to the stable bonded state of dielectric molecules. This relationship is used to compute the frequency-dependent TDDB lifetime by placing (18) and presented in [26], named as McPherson TDDB model

$$t_{\text{TDDB}}(f) = \tau_{\text{pulse}} \exp \left( \epsilon_r(T, f) \cdot \frac{\mu_0 E_{\text{di}}}{3kT} \right) \times t_{\text{TDDB,dc}} \quad (7)$$

where the ratio of total time and ON-time of square pulse is given as  $\tau_{\text{pulse}} = (t_{\text{ON}} + t_{\text{OFF}}/t_{\text{ON}})$ .  $\mu_0$  is the effective dipole moment of the dielectric molecule, which is significantly affected by the local field. This model successfully predicts the TDDB lifetime of SiO<sub>2</sub> MOS capacitors in comparison with measured data at operational temperature  $T = 125$  °C. From the literature survey, it was found that frequency-dependent TDDB lifetime was seldom reported for MIM capacitors, neither experimentally nor theoretically.

The intrinsic traps during oxidation and extrinsic traps due to electrical stress lead to dielectric relaxation in MIM capacitors, which are some of the error sources for mixed-signal ICs. It, particularly, attacks the A/D converters [32]. Dielectric relaxation refers to the time-dependent trapping and releasing of charges/carriers in defect sites of dielectrics. Polarization of the trapped charges occurs during relaxation for the applied voltage leads to time-dependent current variations in the MIM capacitor. Such a mechanism is also referred to as memory effect [32]. This time-dependent charge transfer also affects the VCC of capacitors and disturbs the AMS system.

## E. RF Parameters of MIM Capacitors

In RFICs or monolithic microwave ICs (MMICs), capacitors are preferred to reduce the size and cost. They also exhibit wideband characteristics, which is useful for broadband systems. Chip and integrated capacitors for RF applications should be characterized using  $Z$ - or  $S$ -parameters for higher signaling frequencies, up to 10 GHz. This practice is essential for accurate characterization, device modeling, and circuit design. Integrated MIM capacitors are often modeled as capacitor ( $C$ ) with a series inductor ( $L_S$ ) as shown in the inset of Fig. 6(a), considering that

**Table 1** ITRS/IRDS Summarizes the Technology, Design, and Reliability Requirements of MIM Capacitors for Future Analog/Mixed-Signal ICs. This Table Lists the Key Challenges and Requirements in MIM Capacitor Technology for AMS Applications [3]

Year of Production →	2018	2019	2020	2021	2023
Capacitance density ( $fF/\mu m^2$ )	10	10	10	10	12
Voltage linearity ( $ppm/V^2$ )	< 100	< 100	< 100	< 100	< 100
Leakage ( $A/cm^2$ )	< $10^{-8}$	< $10^{-8}$	< $10^{-8}$	< $10^{-8}$	< $10^{-8}$
$\sigma$ Matching ( $\% \cdot \mu m$ )	0.3	0.2	0.2	0.2	0.2
Q factor	> 50	> 50	> 50	> 50	> 50

the effect of series resistance is negligible. Therefore, the impedance of the capacitor is

$$Z_C = -\frac{j(1 - \omega^2 L_S C)}{\omega C}.$$

From this, the effective capacitance can be written as

$$C_{\text{eff}} = C [1 - \omega^2 L_S C]^{-1} = C [1 - (\omega/\omega_S)^2]^{-1}$$

where  $\omega = 2\pi f$  is the operating angular frequency and  $\omega_S = 2\pi f_S$  is the series resonant frequency. After  $f_S$ , the total reactance of the capacitor becomes inductive. Parthasarathy et al. [33] reported the characterization of integrated MIM capacitors, fabricated in IBM 0.18- $\mu m$  SOI technology. Using the vector network analyzer, the effective capacitance was measured using a ground-signal-ground (GSG) padset up to 40 GHz. Fitting the equivalent circuit model from measured data is presented in Fig. 6(a). We can observe a best fit of effective capacitance occurs for the nominal capacitance  $C = 2.1$  pF and series inductance  $L_S = 1.9$  nH. One shall observe the transition from positive to negative value of capacitance at series resonant frequency  $f_S = 9.2$  GHz. Therefore, the designers of RF circuits should consider this feature of MIM capacitors. For instance, the decoupling capacitors are often used as dc blocking inductance at higher frequencies above the series resonant frequencies. Also, decoupling capacitors are used to block unwanted high-frequency signals and EMI in high-speed mixed-signal circuits. Therefore, the study of series resonant frequency, quality factor, and impedance through RF analysis is important.

Quality factor is one of the important parameters of MIM capacitors. It measures the ability of capacitor to store energy, while some amount of energy is lost. If the storage and dissipated energies are represented in terms of capacitance ( $C$ ) and resistance ( $R_S$ ), we can write the quality factor as

$$Q = \frac{1}{2\pi f R_S C}. \quad (8)$$

Fig. 6(b) shows the fitting of measured quality factor with model in (8). This fitting was achieved by piecewise selected values of  $R_S$ , which is plotted in the inset of Fig. 6(b). As evident, the series resistance is gradually increasing and saturates after 25 GHz. After the

series resonant frequency (9.2 GHz), the series resistance rapidly increases from 0.01 to 0.035  $\Omega$  due to fast roll-off of negative capacitance density (or equivalent inductance). This dependence becomes weak after 25 GHz, and hence, the quality factor and the series resistance saturate. This is due to the losses in the dielectric and insulator/metal interface. Such behavior was reported in monolithic and integrated capacitors [34]. MIM capacitors should hold low dielectric loss and low series resistance. In most fabrication technologies, the metal ions of electrode are migrating into the dielectric layer during very high-temperature metalization or oxidation. This intern reduces the quality and reliability of dielectric material. This needs a low contact resistance interconnects, desirably short. In recent works, many researchers have shown interests in copper/low- $k$  dielectric contacts, which offers a low series resistance and provides good integration with silicon/GaAs technologies [35], [36]. These electrodes stop the migration of metal ions into the dielectric layer, which further improves the reliability [36]. These low- $k$  contacts also reduce parasitic capacitance with nearby metal contacts.

#### IV. HIGH- $k$ DIELECTRIC MIM CAPACITORS

Three decades before, a high-precision capacitor was proposed to achieve a low VCC [7]. Conventional  $\text{SiO}_2$  ( $k = 3.9$ ) and  $\text{SiO}_3\text{N}_4$  ( $k = 7$ ) dielectric PIP capacitors showed the capacitance density of  $\sim 2$  fF/ $\mu m^2$  with the VCC of  $>100$  ppm and the very low leakage current density of  $<1$  nA/ $cm^2$ . These capacitors occupy a large area to get a high capacitance since they possess low capacitance density. At the same time, for DRAM requirement, this area increases about five times. This leads to an increase in noise, IC size, and high fabrication cost. On the other hand, ITRS restricts the maximum temperature of dielectric processing up to 400  $^\circ\text{C}$  to make compatibility with BEOL fabrication processes [3].

ITRS and IRDS recommend the technology requirement for MIM capacitors, in terms of various performance parameters. Table 1 shows the future requirements of MIM capacitor according to IRDS [3]. It is expected to achieve more than 10 fF/ $\mu m^2$  for the year 2021 with a low leakage of 10 nA/ $cm^2$  and a low VCC of less than 100 ppm/ $V^2$ . In this regard, many high- $k$  materials were introduced as dielectrics in MIM capacitors in the last two decades. Along with high capacitance density, many studies were dedicated to achieve low voltage linearity,




low leakage current density, and improved reliability. This section covers a detailed review of various high- $k$  materials and their processing techniques for MIM capacitors.

DRAM and AMS ICs need simple, low fabrication temperature, and low-cost dielectric deposition method. MIM capacitors are usually fabricated, as reported in many articles, as follows. First, the wafer or substrate will be cleaned using the Radio Corporation of America (RCA) cleaning technique. A thick insulating layer of field oxide (usually  $\text{SiO}_2$ ) is deposited/grown using thermal oxidation. A bottom electrode of metal or metal-alloy thin film will be deposited using physical vapor deposition (PVD) or thermal evaporation. A nanostructured dielectric thin film will be deposited by a unique deposition tool. High-temperature annealing with  $\text{O}_2$  ambient, or plasma treatment, will be applied to crystallize and reduce the oxygen vacancies in bulk dielectrics. After cleaning thoroughly using deionized water, the top metal electrode will be deposited similar to the bottom electrode. Lithography and etching process will be carried out to reach the ground or excite the bottom electrode. The selection of electrode metal, metal deposition technology, dielectric material, dielectric deposition technology, and thickness of each layer are considered based on the availability and applications. Various fabrication methods have been proposed in MIM capacitor technology to meet such requirements, such as atomic layer deposition (ALD), sol-gel, sputtering, thermal oxidation, anodic oxidation, and PVD/chemical vapor deposition (CVD). Using these technologies, various dielectric structures, such as single layer, bilayer, and multilayer, have been developed for MIM capacitors for the past ten years. Most popular oxides, such as  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ , and  $\text{Ta}_2\text{O}_5$ , were extensively investigated. However, some of the rare-earth and ferroelectric dielectric materials are also receiving attention for high-density MIM capacitors.

$\text{Al}_2\text{O}_3$  is an attractive high- $k$  dielectric material with an energy bandgap of 8.3 eV, a dielectric constant of 9–10, and a heat of formation of 399 kcal/mol [37]. The intrinsic dielectric properties of  $\text{Al}_2\text{O}_3$ , i.e., dielectric relaxation and reliability, were extensively investigated in [37] and [38]. It was concluded that  $\text{Al}_2\text{O}_3$  MIM capacitors exhibit high reliability and low leakage current density [38]. Chen et al. [12] reported the fabrication of  $\text{Al}_2\text{O}_3$  MIM capacitor using thermal oxidation and subsequent annealing at 400 °C. This 12-nm-thick  $\text{Al}_2\text{O}_3$  MIM capacitor with TaN as bottom electrode shows a capacitance density of  $\sim 5 \text{ fF}/\mu\text{m}^2$  and a leakage current density of  $10 \text{ nA}/\text{cm}^2$  [12]. The capacitor shows a high VCC of  $>2000 \text{ ppm}/\text{V}^2$  with low sensitivity or variation of capacitance with frequency. In the same work, it was reported that doping Ti with  $\text{Al}_2\text{O}_3$  results in  $\text{AlTiO}_x$  (an alloy of  $\text{Al}_2\text{O}_3$  and  $\text{TiO}_2$ ). The  $\text{AlTiO}_x$  MIM capacitor showed a high capacitance density of  $10 \text{ fF}/\mu\text{m}^2$  [12]. However, it has a strong dependence on capacitance with temperature and frequency. This is due to weak Ti–Al–O bond, defect sites at bulk and metal/insulator interface, and poor oxidation due to doping of Ti ions. Later, Ding et al. [39] also fabricated  $\text{Al}_2\text{O}_3$  MIM capacitor

of almost same thickness with TaN electrodes. It shows a high capacitance density of  $6.05 \text{ fF}/\mu\text{m}^2$  and a low leakage current density of  $48 \text{ nA}/\text{cm}^2$  with a high breakdown field of  $8.61 \text{ MV}/\text{cm}$ . This capacitor shows an acceptable VCC of less than  $795 \text{ ppm}/\text{V}^2$  [39]. The post-deposition oxidation of Al thin film is not complete overall sites. This should form Al-rich nonstoichiometric  $\text{Al}_2\text{O}_3$  film. This may affect the polarization phenomena and leads to a reduction of effective permittivity of the  $\text{Al}_2\text{O}_3$  thin film. This incomplete oxidation also increases the leakage current density, at least by an order. From the modeling of leakage currents, it was identified that the conduction mechanism is dominated by TAT and FP hopping mechanisms in both capacitors. It is worth noting that the TaN electrodes have good thermal stability and improved interface quality with high- $k$  oxides.

The 15-nm ALD  $\text{Al}_2\text{O}_3$  MIM capacitor with TiN as electrode was reported by Be'cu et al. [17]. The capacitor showed a capacitance density of  $4.5 \text{ fF}/\mu\text{m}^2$ . In this work, the modeling of capacitance variation with temperature was reported. It was observed that the capacitance increased linearly with temperature, which is due to an increase in permanent dipole moment at higher temperatures. It was also observed that VCC has a quadratic relation with applied electric field due to displacement of metal cation from equilibrium [17]. Preparation of nanostructured  $\text{Al}_2\text{O}_3$  thin film using anodic oxidation for MIM capacitors has been carried out by few authors in recent years [10], [40], [41]. Hourdak and Nassiopoulou [10] reported the performance of MIM capacitors with porous anodic  $\text{Al}_2\text{O}_3$  using anodization electrolytes as citric acid aqueous solutions. A high capacitance density of  $\sim 5 \text{ fF}/\mu\text{m}^2$  was achieved with an effective dielectric thickness of  $\sim 15 \text{ nm}$ . A high quadratic VCC of  $1907 \text{ ppm}/\text{V}^2$  was observed, which may be due to high defect density on porous alumina. Later, Kannadassan et al. [41] demonstrated the fabrication of barrier-type anodic  $\text{Al}_2\text{O}_3$  MIM capacitor with a dielectric thickness of 14.3 nm. The anodization was performed using an electrolyte solution of ammonium pentaborate dissolved in ethylene glycol, which offers barrier anodic thin films. A capacitance density of  $\sim 6 \text{ fF}/\mu\text{m}^2$  with low leakage current density of  $<10 \text{ nA}/\text{cm}^2$  was observed. A low quadratic VCC of  $\sim 500$  and  $120 \text{ ppm}/\text{V}^2$  was achieved for dielectric thicknesses of 14.3 and 49.5 nm, respectively [41]. Barrier-type anodic alumina exhibit low defect density ( $<10^{15}/\text{cm}^3$ ) with large ionic polarization [42], [43]. Barrier-type anodic alumina-based MIM capacitor was fabricated using sulfuric acid and was reported later [40]. It is observed that a high capacitance density of  $7 \text{ fF}/\mu\text{m}^2$  with a low VCC of less than  $500 \text{ ppm}/\text{V}^2$ . In comparison of  $\text{Al}_2\text{O}_3$  MIM capacitors fabricated using various deposition/growth schemes, considering ITRS/IRDS recommendation, anodization exhibits an excellent performance close to the ALD scheme. However, anodization has a few limitations considering the CMOS/BEOL process flow. Selective oxidation of MIM capacitor site is difficult. Also, the choice of anodic



**Fig. 7.** In literature, we often find MIM capacitors with undoped single-layer dielectrics, which include SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, and TiO<sub>2</sub>. (a) and (b) Quadratic-VCC ( $\alpha$ ) and leakage current density of MIM capacitors as a function of capacitance density for various undoped single-layer dielectrics, respectively, found in the literature. The gray region shows the requirement of ITRS/ITRS. Most of the oxides exhibit a high VCC and high leakage characteristics, except HfO<sub>2</sub>.


potential/current to achieve a dielectric thickness is critical, which may result in physical breakdown.

HfO<sub>2</sub> is one of the attractive materials for dielectrics in nanoscale devices, which has been extensively studied by many researchers during the last decade. With a dielectric constant of  $\sim 25$  and a bandgap of 5.7 eV, replacing SiO<sub>2</sub> by HfO<sub>2</sub> reduces the short-channel effects in MOSFET. Mise et al. [28] reported that HfO<sub>2</sub> is a promising and optimum dielectric material for DRAM technologies. Using PVD technology, 50-nm HfO<sub>2</sub> MIM capacitor achieved a capacitance density of 3.3 fF/μm<sup>2</sup> with a leakage current of 90 nA/cm<sup>2</sup> at 5 V [44]. A high-density MIM capacitor with HfO<sub>2</sub> was fabricated by Yu et al. [45]. It shows a capacitance density of 13 fF/μm<sup>2</sup> for the 10-nm-thick film using ALD [45]. Hu et al. [46] demonstrated the fabrication of 56-nm-thick HfO<sub>2</sub> MIM capacitor using pulsed-laser deposition (PLD). This capacitor shows a high capacitance density of  $>18$  fF/μm<sup>2</sup> and a leakage current density of less than 2 nA/cm<sup>2</sup> for 3 V. No annealing or sintering was performed during fabrication since the deposition was carried out at temperature of 200 °C [46]. The VCC reduces from 134 to 44 ppm/V<sup>2</sup> as the frequency increases due to the reduction in polarizability of dipole molecules.

Tantula or Ta<sub>2</sub>O<sub>5</sub> is one of the stable dielectric materials, such as Al<sub>2</sub>O<sub>3</sub>, whose dielectric constant varies from 25 to 30. Tu et al. [47] and Jeong et al. [48] demonstrated the compatibility of Ta<sub>2</sub>O<sub>5</sub> MIM capacitors using MOCVD for Cu BEOL technology. These capacitors showed a capacitance density of less than 5 fF/μm<sup>2</sup> with a very low VCC of 9.9 ppm/V<sup>2</sup>, and this is due to higher thickness of Ta<sub>2</sub>O<sub>5</sub> [47], [48]. However, the leakage current density was predicted as 100 times greater than that of Al<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> [47], [48]. Sedghi et al. [102] reported the fabrication of

Ta<sub>2</sub>O<sub>5</sub> MIM capacitor using wet anodization. The reliability and temperature-dependent leakage characteristics were also reported in this investigation. It was observed that the trap barrier height of Ta<sub>2</sub>O<sub>5</sub> is 1.3 V, which is close to that of Al<sub>2</sub>O<sub>3</sub>. Titanium dioxide or titania (TiO<sub>2</sub>) is an attractive material that has evolved with considerable interest in a variety of applications such as gas sensors, photovoltaic devices, and capacitors [49], [50], [51]. TiO<sub>2</sub> naturally exists in three crystalline phases, namely, rutile, anatase, and brookite, with a dielectric constant of 40–100 and an energy bandgap of  $\sim 3.0$  eV [52]. However, its dielectric constant can be improved by various treatments, particularly annealing until 800 °C [53]. A decade ago, TiO<sub>2</sub> MIM capacitors have been fabricated using thermal oxidation [51] and dc magnetron sputtering [54]. Thermal oxidation and dc magnetron sputtering yield MIM capacitor with high leakage current density ( $>10^{-4}$  A/cm<sup>2</sup>) and capacitance variation  $\Delta C/C_0$  of more than  $10^4$  ppm [51], [54]. Also, the polarization and high defect density in bulk/metal–insulator interface are leading to high dependency of capacitance with frequency [54]. The high leakage current density of Ta<sub>2</sub>O<sub>5</sub> and TiO<sub>2</sub> MIM capacitors is due to their low bandgap of 4.2 eV and 3 eV, respectively.

Few rare-earth dielectrics were also employed in MIM capacitors in the last decade. Yang et al. [55] and Yang et al. [56] reported MIM capacitors with Sm<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub>, respectively. These capacitors were fabricated with optimization on PVD, which showed a high capacity of more than 7.5 fF/μm<sup>2</sup>. It was observed that the VCC reduces from 1000 to 100 ppm/V<sup>2</sup> when the dielectric thickness was increased [55], [56]. Y<sub>2</sub>O<sub>3</sub> and Pr<sub>2</sub>O<sub>3</sub> were also used in MIM capacitors, which yield more than 8 fF/μm<sup>2</sup> with a VCC of  $>10^4$  ppm/V<sup>2</sup> and  $>10^3$  ppm/V<sup>2</sup>, respectively [57], [58]. Lu<sub>2</sub>O<sub>3</sub> MIM capacitors with Ni



**Fig. 8.** Doping of Al, Ti, and Ta with high- $k$  oxides for MIM capacitors is reported many times in literature to improve the performance. (a) and (b) Quadratic-VCC ( $\alpha$ ) and leakage current density of MIM capacitors with various doped (binary and ternary) single-layer dielectrics, respectively, found in the literature. In comparison with the gray region, the ITRS/ITDS recommendation, the VCC, and the leakage characteristics are improved from MIM capacitors compared to undoped dielectric cases, yet they could not reach the demand.

top electrode show a capacitance density of 7.5 fF/μm<sup>2</sup> and a leakage current density of 50 nA/cm<sup>2</sup> at 1 V [59]. It shows a good reliability of 0.51% of  $\Delta C/C_0$  at 3 V for the continuous stress of ten years. Fig. 7(a) and (b) shows the comparison of quadratic VCC and leakage current density (at 1 V) of MIM capacitors with various undoped single-layer dielectrics. It is observed that the capacitance density is high as the dielectric constant of the material increases. However, the quadratic VCC (here after:  $\alpha$ -VCC) and leakage current density are higher for MIM capacitors with high capacitance density compared to ITRS/IRDS requirements (gray region). This is due to the inverse relationship of bandgap and permittivity of the dielectric oxides. Among these undoped oxides, HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> MIM capacitors show high performance for RF/mixed-signal applications. This may be due to improved crystalline and defect properties, which show low dependence of polarization with applied voltage and high breakdown field. While Ta<sub>2</sub>O<sub>5</sub> is potentially good material, its amorphous nature results in low capacitance density and high VCC. Triyoso et al. [60] demonstrated BEOL-compatible Ta<sub>2</sub>O<sub>5</sub> MIM capacitor with a high density of >20 fF/μm<sup>2</sup> and an  $\alpha$ -VCC of <200 ppm/V<sup>2</sup>. From material characterization, it was observed that most of the deposition methods of Ta<sub>2</sub>O<sub>5</sub> results amorphous, which reduces the capacitance and enhances the quadratic VCC.

Single-layer dielectric MIM capacitors with conventional oxides show high capacitance density by reducing the thickness and good quality of oxide growth. However, reduction of  $\alpha$ -VCC and leakage current density is challenging against high capacitance density. In this regard, many attempts were reported on ternary oxide-based dielectrics for MIM capacitors. In most of the cases, ternary oxides were achieved by co-doping of metal oxides or oxidation of metal alloys. It is popular that high

permittivity oxide is mixed with high bandgap oxides to achieve high capacitance density (>10 fF/μm<sup>2</sup>) and low leakage current density (<1 nA/cm<sup>2</sup>). Few reports on fabrication and characterization of HfAlO<sub>x</sub> MIM capacitors presented high capacitance densities with attractive  $\alpha$ -VCC of <200 ppm/V<sup>2</sup> [61], [62]. High mole fraction of Al<sub>2</sub>O<sub>3</sub> shows low  $\alpha$ -VCC and low leakage current density, and however, the capacitance density reduces as the permittivity reduces. Also, the inclusion of Al<sub>2</sub>O<sub>3</sub> shows less dependent of leakage current on device temperature than HfO<sub>2</sub> [62].

Alternatively, the doping of Al, Ti, and Ta with high- $k$  oxides for MIM capacitors is reported many times [61], [62], [63], [64], [65], [66]. TiTaO, TiCeO, TiZrO, TiLaAlO, TiLaYO, and a few combinations are worth mentioning [51], [67], [68], [69], [70], [71]. A very high density greater than 20 fF/μm<sup>2</sup> was demonstrated using TiTaO<sub>x</sub> MIM capacitors [51]. With the advantage of high breakdown field strength of Ta<sub>2</sub>O<sub>5</sub>, the MIM capacitor shows significant reduction of leakage current density in comparison with TiO<sub>2</sub>. Cheng et al. [18] reported the fabrication and characterization of TiZrO MIM capacitor using a sputtering process. A high capacitance density of 5.5 fF/μm<sup>2</sup> with a VCC of 105 ppm/V<sup>2</sup> was reported. It was observed that the improvement in VCC and low leakage is due to a higher band offset ( $\Delta E_C$ ) of 1.42 eV, which is higher than HfO<sub>2</sub> and Ta<sub>2</sub>O<sub>5</sub>. Fig. 8 shows a comparison of quadratic VCC and leakage current density (at 1 V) of MIM capacitors with various single-layer ternary oxide dielectrics. Except for the HfAlO<sub>x</sub> case, many of the dielectrics show high capacitance density for MIM capacitors. However, most of them show high  $\alpha$ -VCC and leakage current density. This shall be due to the high density of trap and large grain size as a result of TiO<sub>2</sub> doping. This makes the fast reduction of capacitance for high frequency, which is undesirable

for AMS ICs. Yet, the fabrication of MIM capacitors with doped dielectrics in BEOL-compatible fabrication processes is seldom reported.

## V. STACKED HIGH-*k* DIELECTRIC MIM CAPACITORS

Mise et al. [28] have shown that the effective barrier height of high-*k* MIM structure decreases with increment in permittivity. If the DT of charges from metal to metal alone is being considered, the effective barrier thickness drastically reduces for the increase in dielectric constant. This shall further lead to high leakage and poor reliability of oxide. On the other hand,  $\alpha$ -VCC is largely influenced by the polarization process of dielectric material. This effect can be reduced by adding thin layers of oxides with low  $\alpha$ -VCC. Fabrication of high-*k* dielectric stack engineering has emerged in MIM capacitors to solve these issues. Usually, a thin barrier layer of large bandgap dielectric material ( $\text{Al}_2\text{O}_3$  and  $\text{SiO}_2$ ) is stacked with very high dielectric constant material ( $\text{ZrO}_2$ ,  $\text{TiO}_2$ , and  $\text{HfO}_2$ ). Recently, many authors have reported on various bilayer stack MIM capacitors such as  $\text{HfO}_2/\text{SiO}_2$ ,  $\text{HfTiO}/\text{Y}_2\text{O}_3$ ,  $\text{TiO}_2/\text{SiO}_2$ , and  $\text{SrTa}_2\text{O}_7/\text{SrTiO}_3$  [19], [22], [72], [73]. Two motivations are often visible in various reports of dielectric stack MIM capacitors for analog/mixed-signal applications:

- 1) reduction of  $\alpha$ -VCC with a low-*k* dielectrics or polar dielectrics;
- 2) reduction of leakage current density by introducing large bandgap materials.

Laminated  $\text{HfO}_2/\text{Al}_2\text{O}_3$  stack MIM capacitors were reported by Ding et al. [74] for RF applications. These capacitors exhibit a capacitance density of more than  $4 \text{ fF}/\mu\text{m}^2$  with an acceptable VCC of  $200 \text{ ppm}/\text{V}^2$  at 1 MHz. It was found that the thickness of  $\text{Al}_2\text{O}_3$  significantly reduces the VCC and sensitivity of capacitance with frequency. Along with  $\text{HfO}_2$ , many high-*k* oxides, such as  $\text{HfO}_x\text{C}_y\text{N}_z$  [75] and  $\text{LaAlO}_3$  [63], were stacked and proposed in recent years. MIM capacitor with laminated  $\text{Ta}_2\text{O}_5/\text{HfO}_2/\text{Ta}_2\text{O}_5$  stack was developed in [48]. The capacitor shows a capacitance density of  $4 \text{ fF}/\mu\text{m}^2$  and a low VCC of  $16.9 \text{ ppm}/\text{V}^2$  with a high leakage of  $10^{-7} \text{ A}/\text{cm}^2$  at 3.3V [48]. MIM capacitor with a dielectric stack of 3 nm  $\text{Al}_2\text{O}_3$  on 40-nm  $\text{Ta}_2\text{O}_5$  was reported by Ishikawa et al. [76], which showed a capacitance density of  $4.4 \text{ fF}/\mu\text{m}^2$  and a VCC of  $400 \text{ ppm}/\text{V}^2$ . However, the capacitance density increased to  $9.2 \text{ fF}/\mu\text{m}^2$  with a VCC of  $3580 \text{ ppm}/\text{V}^2$ , while the  $\text{Ta}_2\text{O}_5$  thickness was reduced to 16 nm [76]. Here,  $\text{Al}_2\text{O}_3$  acts like a barrier layer, which reduces the leakage current density. The  $\text{Al}_2\text{O}_3/\text{Ta}_2\text{O}_5$  stack showed a low leakage current density of  $10^{-8} \text{ A}/\text{cm}^2$ , which is lower compared to  $\text{HfO}_2/\text{Ta}_2\text{O}_5$ . This is due to large bandgap of  $\text{Al}_2\text{O}_3$  compared to  $\text{HfO}_2$ . Kannadassan et al. reported the fabrication of  $\text{TiO}_2/\text{Al}_2\text{O}_3$  MIM capacitor using anodic oxidation. They observed that the capacitor exhibits a high capacitance density of  $7.6 \text{ fF}/\mu\text{m}^2$

and a low leakage current density of  $<10 \text{ nA}/\text{cm}^2$  and a low VCC of  $<200 \text{ ppm}/\text{V}^2$  [77].


Negative  $\alpha$ -VCC of  $\text{SiO}_2$  was investigated by many researchers for the last two decades; however, it was modeled accurately by Kannadassan et al. [78] and Phung et al. [20]. This behavior is helpful in canceling the positive VCC of many high-*k* dielectric materials. Kim et al. [22] proposed such a possible stack and achieved a very low VCC of  $14 \text{ ppm}/\text{V}^2$ . Stack of 12-nm ALD  $\text{HfO}_2$  and 4-nm PVD  $\text{SiO}_2$  with TaN electrodes results in a capacitance density of  $6 \text{ fF}/\mu\text{m}^2$  with a low leakage of  $10 \text{ nA}/\text{cm}^2$  at 4 V [22]. Using similar canceling idea, Yang et al. [79] reported the fabrication of MIM capacitors with rare-earth  $\text{Sm}_2\text{O}_3$  stacked on  $\text{SiO}_2$ , which showed a low VCC of less than  $100 \text{ ppm}/\text{V}^2$  with a capacitance density of  $7 \text{ fF}/\mu\text{m}^2$ . However, it shows high leakage compared to  $\text{HfO}_2/\text{SiO}_2$ , as  $10^3 \text{ nA}/\text{cm}^2$  at 4 V. This is due to low bandgap of  $\text{Sm}_2\text{O}_3$  and dominant PF emission at low voltages [79].  $\text{TiO}_2/\text{SiO}_2$  stack MIM capacitor has been demonstrated recently by Wu et al. [72]. The capacitor exhibits a high capacitance density up to  $11.2 \text{ fF}/\mu\text{m}^2$  and a very low VCC of  $30 \text{ ppm}/\text{V}^2$ . Here, 14-nm  $\text{TiO}_2$  film was deposited using e-beam evaporation at room temperature, followed by furnace annealing in  $\text{O}_2$  ambient at  $380^\circ\text{C}$ . The resulting  $\text{TiO}_2$  is amorphous with a dielectric constant of 31. Later, polycrystalline  $\text{TiO}_2$  with a dielectric constant of 111 was achieved by rapid thermal annealing in the presence of  $\text{N}_2$  at  $500^\circ\text{C}$  [72].  $\text{Pr}_2\text{Ti}_2\text{O}_7$  on  $\text{SiO}_2$  stacked MIM capacitor was reported by Wenger et al. [71], which results in  $3.2 \text{ fF}/\mu\text{m}^2$  with a VCC of less than  $100 \text{ ppm}/\text{V}^2$ . Due to a low dielectric constant of  $\text{SiO}_2$ , the total capacitance of MIM capacitor was decreased in these works. Fig. 9 shows the performance of MIM capacitor with various dielectric stacks. Many stacks of high-*k* dielectrics show high capacitance density with low leakage current density. On the other hand, the stacks of high-*k*/ $\text{SiO}_2$  exhibit a low VCC of less than  $100 \text{ ppm}/\text{V}^2$  due to negative VCC attribute of  $\text{SiO}_2$ .

## VI. CHALLENGES IN MIM CAPACITORS OF AMS ICs

In Sections IV and V, a detailed review on the fabrication and performance of high-*k* MIM capacitors was presented. Many capacitors exhibit a high capacitance density of  $>10 \text{ fF}/\mu\text{m}^2$  because of dielectric materials with high dielectric constant. However, many of the capacitors with single dielectric layer exhibit high VCC and high leakage current density. Therefore, we need to understand the basic physics of VCC and leakage current of MIM capacitor. This understanding, through physical equations, can help us to design low VCC and low leakage MIM capacitors with optimal thickness for the dielectric constant.

### A. Physical Limits of Voltage Linearity in MIM Capacitors

The origin of nonlinear behavior of capacitance with voltage was understood through physics and modeling



**Fig. 9.** Many reports on MIM capacitors with multilayer stacked dielectrics, often a combination of SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, and few rare-earth materials. (a) and (b) Quadratic-VCC ( $\alpha$ ) and leakage current density of MIM capacitors with bilayer and multilayer dielectrics, respectively, found in the literature. While the performance of MIM capacitors is significantly improved to reach the ITRS/ITDS recommendation (gray region), only a few stacked dielectric layers with SiO<sub>2</sub> show excellent performance. It was found that these improvements are due to the negative VCC nature and large bandgap of SiO<sub>2</sub> MIM capacitors.

by many researchers around the world. Few derived the physical model of VCC based on polarization mechanisms, such as orientation polarization [20], electrode polarization [21], electrostriction [80], and ionic polarization [17]. Phung et al. [20] demonstrated the physical model of negative VCC for SiO<sub>2</sub> MIM capacitors using orientation polarization. This model shall be suitable for dielectrics with strong permanent dipole moments. However, many high- $k$  dielectrics show dominant induced dipole moments, such as Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>. Recently, our group demonstrated the analytical model using microscopic and macroscopic modeling for voltage linearity, which can be used for all high- $k$  dielectrics [78] and other polar dielectrics [81]. In this section, the review of physical models of positive and negative VCC of MIM capacitors is presented.

Dielectric materials are attributed to the polarization of dipole molecules for the applied external electric field. Inside MIM capacitors, the capacitance has involvement of various polarization mechanisms, namely, electronic polarization ( $P_e$ ), ionic polarization ( $P_i$ ), orientation polarization ( $P_o$ ), and space charge polarization ( $P_{sc}$ ). Thus, the total effective polarization of dielectric layer is  $P = P_e + P_i + P_o + P_{sc}$ . Here, the ionic and electronic polarization are almost independent of applied field. The electronic polarization shows the induced dipole moment of polarized molecules due to the shift of metal ions of molecule with respect to oxygen for the applied external field. This polarization of induced dipoles is called ionic polarization, which is largely dominant in ionically bonded materials (such as Al<sub>2</sub>O<sub>3</sub>).  $P_i$  causes increase in permittivity for the applied external field; therefore, it results in positive quadratic VCC. The negative VCC is dominated by the polarization of induced/permanent dipoles in a few

dielectric materials. In the SiO<sub>2</sub> system, the Si atom and four oxygen atoms are grouped by local tetrahedral bonding, even in the amorphous state. When the field is applied, the lattice distortion occurs and leads to the formation of induced dipole.

In the macroscopic scale, the polarizations of dielectrics are modeled in different ways. The average dipole moment of induced dipoles is derived as  $\overline{M}_i = \alpha_d \overline{\cos^2 \theta} E_{loc}$  [82]. However, few dielectrics with permanent/active dipoles takes  $\overline{M}_o = \alpha_d \overline{\cos \theta} E_{loc}$ . Here, the local electric field (within the unit molecule)  $E_{loc} = \lambda E$  and the internal electronic polarizability  $\alpha_{ie}$ , and the dipoles are distributed at an angle of  $\theta$  with respect to the external field ( $E$ ) attributes the polarization. The mean value of  $\overline{\cos^2 \theta}$  and  $\overline{\cos \theta}$  can be computed using the Boltzmann statistics [78]. They can be, further, expressed as

$$\overline{\cos^2 \theta} = L_2(\beta) = 1 - \frac{2}{\beta} L(\beta) \approx \frac{\beta^2}{15} \quad (9)$$

and


$$\overline{\cos \theta} = L(\beta) = \tanh(\beta) \approx -\frac{\beta^3}{3} + \beta \quad (10)$$

where  $\beta = (\alpha_{ie} E_{loc} / kT)$ . These approximations are valid within the statistics [83]. This results in the macroscopic polarizations as

$$\alpha_i = N_{di} \alpha_{ie} L_2(\beta) \quad (11)$$

$$\alpha_{op} = \lambda N_{pd} \alpha_{ie} \frac{L(\beta)}{\beta}. \quad (12)$$





**Fig. 10.** To achieve low VCC ( $<100$  ppm/V<sup>2</sup>), one should understand the physical nature of various dielectric materials, in view of dielectric polarization. By analytical modeling of the permittivity of the dielectric layer for the applied external  $E$ -field, the quadratic VCC is modeled as a function of oxide thickness [see (16) and (17)]. This model is mapped along with measured VCC of MIM capacitors with a few selected dielectrics, which exhibit (a) positive VCC and (b) negative VCC. The fitting indicates the agreement of the analytical model with experiment and offers a gateway to solve the IRTS/IRDS challenge.

At the microscopic level, the internal/induced electronic polarizability of charges within the dipole sphere  $\alpha_{ie}$  can be arrived through the Clausius–Mossotti equation [84]

$$\alpha_{ie} = \frac{3\epsilon_0}{N_{pd}} \left( \frac{\epsilon_r - 1}{\epsilon_r + 2} \right). \quad (13)$$

Finally, we can derive the field-dependent permittivity of dielectrics with induced and permanent dipoles,  $\epsilon_{r,id}$  and  $\epsilon_{r,pd}$ , respectively, as

$$\epsilon_{r,id}(E) = \epsilon_0 \epsilon_r + N_{di} \left[ \frac{3\lambda \epsilon_0}{N_{di}} \left( \frac{\epsilon_r - 1}{\epsilon_r + 2} \right) \right]^3 \frac{E^2}{15(k_B T)^2} \quad (14)$$

$$\epsilon_{r,pd}(E) = \epsilon_0 \epsilon_r + N_{pd} \left[ \left[ -\frac{3\epsilon_0}{N_{pd}} \left( \frac{\epsilon_r - 1}{\epsilon_r + 2} \right) \right]^3 \frac{(\lambda E)^2}{3(kT)} + 1 \right]. \quad (15)$$

These equations are compared to the empirical relation,  $C(V) = C_0(\alpha V^2 + \beta V + 1)$ , where  $C_0$  is the capacitance at zero bias. The resulting positive and negative quadratic VCCs ( $\alpha$ ) of MIM capacitors are

$$\alpha_{+VCC} \approx 1.8 \left( \frac{\epsilon_0}{N_{di} k_B T} \right)^2 \left[ \lambda \left( \frac{\epsilon_r - 1}{\epsilon_r + 2} \right) \right]^3 \frac{1}{d^2} \quad (16)$$

$$\alpha_{-VCC} \approx -9 \left( \frac{\lambda \epsilon_0}{N_{pd} k T} \right)^2 \left[ \left( \frac{\epsilon_r - 1}{\epsilon_r + 2} \right) \right]^3 \frac{1}{d^2}. \quad (17)$$


Readers are suggested to refer to the literature [78], [81] for detailed derivations. Fig. 10(a) and (b) shows the fitting of positive and negative VCC of various dielectric materials, respectively. Fitting parameters are listed as

insets. It is evident that the proposed models of  $\alpha_{+VCC}$  and  $\alpha_{-VCC}$  are accurate and valid, at room temperature. Yet, these model equations should be validated with frequency and temperature. McPherson [26] reported the frequency and temperature dependence of dielectric constant for paraelectric dielectrics with a physical model. We adopted the similar model and modified as

$$\epsilon_r(T, f) = 1 + \left( \frac{T_0}{T} \right)^n \left( \frac{f_0}{f} \right)^m \chi_e \approx \epsilon_{r0} \left( \frac{f_0}{f} \right)^m \quad (18)$$

where  $T_0$  and  $f_0$  are the reference temperature and frequency, respectively, at which  $\epsilon_r$  is initially measured.  $\epsilon_{r0}$  is the measured dielectric constant at reference operating frequency ( $f_0$ ) and temperature ( $T_0$ ). The temperature and frequency dependence factors  $n$  and  $m$  are typically nonzero values, respectively; however, they are small. This model is used in (16) and (17) to validate the frequency and temperature dependence of  $\alpha_{+VCC}$  and  $\alpha_{-VCC}$ . Fig. 11(a) and (b) shows the calculated  $\alpha_{+VCC}$  and  $\alpha_{-VCC}$  of various MIM capacitors in comparison with measured results reported elsewhere [22], [85], assuming that  $f_0 = 1$  kHz and  $T_0 = 300$  K. Both positive and negative VCCs show a linear dependence with temperature and frequency. The fitting factors  $n$  and  $m$  are listed as insets of Fig. 11(a) and (b), respectively. It is clear that the temperature and frequency dependence of dielectric constant has a huge impact on VCC. These phenomena should be studied by microelectronic engineers to design the high-performance and reliable mixed-signal ICs.

Using these models, one can find the thickness of dielectric layer of MIM capacitor to achieve the ITRS/IRDS requirement. Equation (16) is rearranged to compute the physical thickness required to arrive



**Fig. 11.** Presented analytical model of  $\alpha_{+VCC}$  and  $\alpha_{-VCC}$  is also validated for the measured data against (a) frequency and (b) temperature. This model can predict the nature of MIM capacitors for analog applications at high frequencies and high temperatures. By rearranging (16), one shall find the suitable thickness of the dielectric layer to achieve  $\alpha = 100 \text{ ppm/V}^2$  and  $200 \text{ ppm/V}^2$ , plotted in (c). Furthermore, (d) plots the achievable capacitance density for the calculated dielectric thickness to meet  $\alpha = 100 \text{ ppm/V}^2$  and  $200 \text{ ppm/V}^2$ . These plots inquire the critical technology requirements for future analog/mixed-signal ICs.

$\alpha = 100$  and  $200 \text{ ppm/V}^2$  as a function of permittivity, as shown in Fig. 11(c) (assuming that  $N_{di} = 10^{22}/\text{cm}^3$  and  $T = 300 \text{ K}$ ). For the same dielectric constant, the optimal thickness increases to achieve lower VCCs, which results in lower capacitance density. Fig. 11(d) shows the achievable capacitance density of single dielectric layer MIM capacitors with  $\alpha = 100 \text{ ppm/V}^2$  and  $200 \text{ ppm/V}^2$ . From both plots, one shall understand the critical technology requirement for MIM capacitors. They suggest to use high- $k$  dielectric material with  $\epsilon_r < 60$  to achieve low quadratic VCC. However, the electrode area should be large enough to achieve desirable capacitance. This may increase the overall IC area. Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and ZrO<sub>2</sub> MIM capacitors are good choice with in  $\epsilon_r < 60$ . For  $\epsilon_r > 60$  dielectrics, such as TiO<sub>2</sub>, the thickness requirement exceeds 100 nm, which significantly increases the design complexity and fabrication cost to manage the interconnect/via implementation.

## B. Physical Limits of Leakage Current of MIM Capacitors

To meet the ITRS/IRDS recommendations of capacitance density and leakage current density, listed in Table 1, the MIM capacitor should hold an ultrathin film of high- $k$  dielectrics. However, the reliability and leakage of MIM capacitors are inversionally proportional to the dielectric thickness. For instance, Schuegraf and Hu [86] derived the maximum operating voltage of MOSFET for the thickness high- $k$  oxides to achieve an intrinsic lifetime of ten years. It was observed that, even without traps/defects, the oxide dielectrics experience leakage by DT and FNT mechanisms. Considering these facts, we took two tunneling phenomena, DT and FNT, to compute the material-dependent leakage current density of MIM capacitors. This framework shall help us to quantify the optimal thickness with respect to the choice of permittivity ( $\epsilon_r$ ). Also, the limitations of high- $k$  dielectric MIM capacitors to achieve ITRS/IRDS recommendations can be understood.

DT and FNT mechanisms are largely depending on the SB at the metal-insulator interface. Robertson [27] computed the band offsets and SB heights of high- $k$  oxides [28]. Using a dimensionless pinning factor ( $S$ ), the bandgap and permittivity of the oxides are related to simple empirical relations. This work was performed for the MOS structure, and therefore, the SB height shall be calculated relative to the conduction band edge of silicon. Using metal work function  $\phi_m$  and conduction band edge of silicon  $\phi_{Si}$ , we can calculate the band offset with

$$\phi_{BO} = \phi_{BR} + \phi_m - \phi_{Si}. \quad (19)$$

Using this relationship, the relative barrier height  $\phi_{BR}$  is computed as a function of permittivity ( $\epsilon_r$ ) and presented in Fig. 12(a). It is worth noting that  $\phi_{BO} < 0$  after  $\epsilon_r > 60$ , which indicates that the DT is dominant in that regime of  $\epsilon_r$ . To relate  $\epsilon_r$  and  $\phi_{BO}$ , we proposed a simple empirical model


$$\phi_{BO} \approx 5.28 - 1.25 \ln(\epsilon_r). \quad (20)$$

This model shows good comparability with  $\phi_{BO}$  data from [27]. Using this equation, the current density due to DT and FNT in thin dielectric MIM capacitors, respectively, can be calculated for the applied potential [86]

$$J_F(V) = \zeta \frac{(2\phi_{BO}^2 - \phi_{BO}V)}{d^2} \exp[-\xi T_F] \quad (21)$$

$$J_D(V) = \zeta \frac{V^2}{d^2} \exp[-\xi T_D] \quad (22)$$

where  $d$  is the physical thickness of dielectric layer. The FNT and DT mechanisms are dominant for  $\phi_{BO} < V$  and  $\phi_{BO} \geq V$ , respectively. Here,  $\zeta$  and  $\xi$  are proportionality



**Fig. 12.** Unlike VCC, the physical model of leakage characteristics of MIM capacitors depends on bandgap relative to metal work function. (a) Simple empirical model is proposed to fit the computed band offset ( $\phi_{BO}$ ) and empirical model as a function of relative permittivity ( $\epsilon_r$ ) (measured data: [27], [28]). (b) This model is further used to map the total current density as a function of permittivity ( $\epsilon_r$ ) for the applied electric field ( $E$ ), against the ITRS/IRDS challenge of  $<10$  nA/cm $^2$  (gray region).

constants

$$\zeta = \frac{q^2}{8\pi\hbar\phi_{BO}}$$

$$\xi = \frac{8\pi}{3\hbar} \sqrt{2m_{eff}q}$$

and the tunneling probability coefficients  $T_F$  and  $T_D$  are

$$T_F = d \cdot \frac{[\phi_{BO}^{3/2} - (\phi_{BO} - V)^{3/2}]}{V} \quad (23)$$

$$T_D = d \cdot \frac{\phi_{BO}^{3/2}}{V}. \quad (24)$$

Using the calculated the band offset  $\phi_{BO}$  from (20), for the applied field of  $E = V/d = 0.5, 1$  and  $1.5$  V/nm, the total current density  $J_{eff} = J_F + J_D$  is computed for various permittivity ( $\epsilon_r$ ) and presented in Fig. 12(b). It is clear that materials with  $\epsilon_r < 30$  exhibit low leakage current density of  $<10$  nA/cm $^2$  for the operating field of  $0.5$  V/nm. As the field strength increases, the DT mechanism dominates the current density, which reduces the window of permittivity ( $\epsilon_r$ ) for ITRS/IDRS requirements. Within this limited window, few successful oxides exhibit excellent performance, such as  $Al_2O_3$  and  $HfO_2$ . Similar observation is observed in Fig. 7(b).

### C. Challenges in BEOL Process

BEOL technology successfully implements complicated CMOS circuits with metal interconnects, via, and metal layers. After the era of aluminum (Al), copper (Cu) has been employed in present day IC fabrication, nearly for 20 years. This is due to low resistivity ( $<10$   $\mu\Omega$ -cm) and better electromigration endurance [87]. Reports on the study of MIM capacitor's performance in Cu interconnect for BEOL process found in early 2000 [35], [36].

Armacost et al. [35] reported the first demonstration of integrated MIM capacitors in 180-nm CMOS technology. They fabricated a silicon nitride MIM capacitor with six wiring levels and a dual damascene interconnect scheme. A good capacitance density of  $>0.5$  fF/ $\mu m^2$  was achieved with low leakage current density of  $<10$  nA/cm $^2$  for the bias voltage up to 10 V. To avoid Cu contamination, Al/TiN electrodes were grown with ALD. Yet, these complex structures need additional lithography and cleaning processes.

Ng et al. [36] reported the fabrication of MIM capacitors with Ta electrodes, which reduced overall fabrication cost significantly. This results a high capacitance density of  $>1$  fF/ $\mu m^2$  and a high quality factor of  $>100$ , which are largely preferred for RF/analog applications. For the past 20 years, few reports have been found on the fabrication of MIM capacitors, which are compatible with BEOL process integration.  $Al_2O_3$  [47], [88],  $Ta_2O_5$  [60],  $HfO_x$  [89], and  $ZrO_2$  [90] MIM capacitors were reported by few industries and academia. Recently, a multilayer stack of high- $k$ /Al $_2$ O $_3$ /high- $k$  dielectrics for MIM capacitor in a three-level BEOL process was demonstrated by Cheng et al. [91]. They could achieve a high capacitance density of  $>20$  fF/ $\mu m^2$  and a low leakage current density of  $<10$  nA/cm $^2$  for decoupling capacitor applications. They also achieved high reliability with TBD of  $>10$  years for the constant bias voltage  $\sim 3.5$  V.

A few challenges on the fabrication of MIM capacitors in the BEOL process were listed in the literature, which should be considered to reduce the fabrication cost and device failure. During the etching/polishing of low- $k$  dielectrics to reach the MIM structure, few topographic complexities result in failure of capacitor fabrication [92]. One of the common topography issues is shortening of top and bottom electrodes by Cu via due to over polish. This short circuits the MIM capacitor, resulting poor parasitic effects and instable oscillation/noise within RF/analog

circuits. On the other hand, poor polish may result from remaining layers of low- $k$  oxide above the MIM capacitor, which results in open-circuit conditions.

Alternatively, Cu contamination during or post-fabrication of MIM capacitor in the BEOL process results in degradation of dielectric quality. These phenomena significantly affect the effective thickness, which increases the leakage and reduces the lifetime of the capacitors and low- $k$  dielectrics. This in turn available as noise/interference source within RFICs. Annealing or post-treatment temperature shall allow the diffusion of Cu or electrode material inside high- $k$  and low- $k$  dielectrics. Cu interconnect/via are often the source of parasitic and electrostatic discharge (ESD) effects in MIM capacitor banks of analog or RF circuits. To reduce this effect, low- $k$  or ultralow- $k$  dielectrics were introduced between interconnects [93], [94]. However, the electrodes of MIM capacitors shall couple with nearby interconnect or ground line based on the thickness of low- $k$  dielectrics. Recently, the line-edge roughness in interconnect/low- $k$  interface was studied by Chu et al. [95]. As the technology nodes are scaled down, this roughness becomes relatively larger than in earlier days. It is worth noting that these challenges multiply to several orders for 3-D integrations. The analytical/simulation studies predict that this roughness will reduce the TBD significantly. It was suggested to develop a fault-tolerant design with relaxed roughness. Novel experimental and design schemes are required to address these complexities and reliability issues.

## VII. OPPORTUNITIES ON FUTURE MIM CAPACITORS OF AMS ICs

From the earlier discussions, it is clear that quadratic VCC is low for MIM capacitors with thicker dielectric layer. However, it reduces the capacitance density lower than the minimum ITRS/IRDS requirements. On the other hand, as the bandgap of dielectric material is inversely proportional to the dielectric constant, the leakage current may be high if we choose dielectric material with higher dielectric constant. This challenge was understood by many researchers. They demonstrated the fabrication and characterization of MIM capacitors with multiple dielectric layers which are discussed in section V. Yet, achieving high capacitance density, low quadratic VCC, and low leakage current density beyond the physical limits is challenging. Also, the IC fabrication process in view of BEOL/FEOL technology adds a few limitations in realizing high-performance MIM capacitors for RF and AMS applications. In this section, we presented the possible solutions for the realization of high-performance MIM capacitors for future RF/AMS IC technology.

To reduce the voltage linearity coefficient, a few techniques can be adopted, while dielectrics that provide positive and negative quadratic VCC can be stacked to reduce the effective quadratic VCC of MIM capacitor. It also helps to achieve a low leakage current below the ITRS/IRDS requirement. However, the series capacitance

of stacked dielectrics may reduce the capacitance density in overall. Fortunately, using the models of positive and negative quadratic VCC, we can develop design equations to achieve zero VCC in MIM capacitors. For stacked or multilayer dielectric MIM capacitors, the  $CV$  relation can be expressed as

$$\begin{aligned} C_{\text{tot}}(V) &= C_{\text{tot},0} (\alpha_{\text{tot}} V^2 + \beta_{\text{tot}} V + 1) \\ &= \frac{C_1(V_1) \cdot C_2(V_2)}{C_1(V_1) + C_2(V_2)} \end{aligned} \quad (25)$$

where  $V_1$  and  $V_2$  are electric potential across the first and second layers, respectively. Each layer can be modeled into a lumped capacitance whose individual capacitance can be expressed as a function of voltage as

$$C_1(V_1) = C_{1,0} (\alpha_1 V^2 + \beta_1 V + 1) \quad (26)$$

and

$$C_2(V) = C_{2,0} (\alpha_2 V^2 + \beta_2 V + 1) \quad (27)$$

where  $C_{1,0}$  and  $C_{2,0}$  are capacitance at zero bias for the first and second layers, respectively. By the way,  $\alpha_1$ ,  $\alpha_2$ ,  $\beta_1$ , and  $\beta_2$  are quadratic and linear coefficients of individual dielectric layers. For the applied voltage across the dielectric stack  $V$ , the potential across each layer can be expressed as  $V_1 = \delta_1 V$  and  $V_2 = \delta_2 V$ . The constants were derived as

$$\delta_1 = \left( \frac{k_2 d_1}{k_1 d_2 + k_2 d_1} \right) = \frac{C_{\text{tot},0}}{C_{1,0}} \quad (28)$$

and

$$\delta_2 = \left( \frac{k_1 d_2}{k_1 d_2 + k_2 d_1} \right) = \frac{C_{\text{tot},0}}{C_{2,0}} \quad (29)$$

where  $k_1$  and  $k_2$  are relative dielectric constants of each layer with thickness of  $d_1$  and  $d_2$ , respectively. Therefore, one shall write the total quadratic and linear coefficients of stack as


$$\alpha_{\text{tot}} = \delta_1^3 \alpha_1 + \delta_2^3 \alpha_2 \quad (30)$$

and

$$\beta_{\text{tot}} = \delta_1^2 \beta_1 + \delta_2^2 \beta_2. \quad (31)$$

The total capacitance density at zero bias is

$$C_{\text{tot},0} = \frac{k_1 k_2}{(k_1 d_2 + k_2 d_1)}. \quad (32)$$



**Fig. 13.** Stacking a high- $k$  dielectric layer with  $\text{SiO}_2$  layer, which offers negative VCC, is a good approach, reported by few in literature. Using simple circuit theory, the total VCC of stacked dielectric MIM capacitors is computed as a function of  $\text{SiO}_2$  thickness using (30). This total VCC is plotted for (a)  $\text{HfO}_2/\text{SiO}_2$  and (b)  $\text{Sm}_2\text{O}_3/\text{SiO}_2$  MIM capacitors (measured data [22] and [96]). The model fits well the measured data and indicates the achievement of ITRS/IRDS challenge (gray region) with a possibility to achieve less than an ultralow VCC of  $10 \text{ ppm}/\text{V}^2$ .

Using 30, the total VCC  $\alpha_{\text{tot}}$  of various high- $k/\text{SiO}_2$  stacked MIM capacitors can be calculated. Fig. 13(a) and (b) shows the calculated  $\alpha_{\text{tot}}$  for  $\text{HfO}_2/\text{SiO}_2$  and  $\text{Sm}_2\text{O}_3/\text{SiO}_2$  MIM capacitors as a function of  $\text{SiO}_2$  thickness, with respective physical parameters in the insets of Fig. 10. Along with calculated  $\alpha_{\text{tot}}$ , the measured data are also plotted from the experimental works of Kim et al. [22] and Chen et al. [96] and found that the fitting is reasonable. In both MIM capacitors, the reduction of  $\alpha_{\text{tot}}$  was observed for thinner high- $k$  layer ( $d_1$ ) against the thickness of  $\text{SiO}_2$  ( $d_2$ ). This is due to the influence of  $\delta_1$  and  $\delta_2$ .  $\alpha_{\text{tot}}$  can be further reduced by reducing the thickness of  $\text{SiO}_2$ . The region of expectation for the IRDS requirement falls within  $\pm 100 \text{ ppm}/\text{V}^2$ , which is highlighted in the plots. It is evident that the model can be used to optimize or design the low voltage linearity MIM capacitors.

To achieve  $\alpha_{\text{tot}} = 0 \text{ ppm}/\text{V}^2$ , we need according to (30)

$$\delta_1^3 \alpha_1 = -\delta_2^3 \alpha_2. \quad (33)$$

If we assume that the first and second layers have dielectric materials with positive and negative VCCs, respectively, we can rewrite the coefficients as  $\alpha_{+VCC} = \alpha_1$  and  $\alpha_{-VCC} = \alpha_2$ . Equation 33 can be, now, rearranged as

$$(k_2 d_1)^3 \alpha_{+VCC} = -(k_1 d_2)^3 \alpha_{-VCC}. \quad (34)$$

These quadratic coefficients  $\alpha_{+VCC}$  and  $\alpha_{-VCC}$  can be substituted from (16) and (17)

$$(k_2 d_1)^3 \left( 1.8 \left( \frac{\lambda_1 \epsilon_0}{N_{di} k T} \right)^2 \left[ \left( \frac{k_1 - 1}{k_1 + 2} \right) \right]^3 \frac{1}{d_1^2} \right)$$

$$\approx (k_1 d_2)^3 \left( 9 \left( \frac{\lambda_2 \epsilon_0}{N_{pd} k T} \right)^2 \left[ \left( \frac{k_2 - 1}{k_2 + 2} \right) \right]^3 \frac{1}{d_2^2} \right). \quad (35)$$


This can be rearranged to

$$\frac{d_1}{d_2} \approx 5 \left[ \frac{k_1 \left( \frac{k_2 - 1}{k_2 + 2} \right)}{k_2 \left( \frac{k_1 - 1}{k_1 + 2} \right)} \right]^3 \left( \frac{\lambda_2 N_{id}}{\lambda_1 N_{pd}} \right)^2 \quad (36)$$

where  $\lambda_i = 3k_i/[2k_i + 1]$  for  $i = 1$  and  $2$  are field correction factors. Equation (36) formulates the design condition of MIM capacitors with zero quadratic VCC. It describes that the zero VCC can be achieved by proper choice of thickness of  $d_1$  and  $d_2$  for positive VCC ( $k_1$ ) and negative VCC ( $k_2$ ) dielectric materials, respectively. Largely, this design method is limited by the choice of negative VCC materials. For instance,  $\text{SiO}_2$  ( $k_2 = 3.9$ ) and  $\text{ZrTiO}_x$  ( $k_2 = 22.5$ ) show clear negative VCC nature, which is presented in Section VI-A. Alternatively,  $\text{SiN}$  ( $k_2 = 3.4$ ) [32] and barium titanate ( $k_2 = 90$ ) [100] are also exhibit negative VCC property. Using (36), the calculated ( $d_1/d_2$ ) is computed as a function of  $k_1$ , for various  $k_2$  such as  $\text{SiO}_2$  and  $\text{ZrTiO}_x$ , and presented in Fig. 14. The solid lines indicate the recommended ( $d_1/d_2$ ) for the choice of dielectric materials with selected negative VCC materials.

Few MIM capacitors of low VCC close to zero whose ( $d_1/d_2$ ) are computed and placed in Fig. 14(a). MIM capacitors of  $\text{HfO}_2/\text{SiO}_2$  [22],  $\text{Al}_2\text{O}_3/\text{SiO}_2$  [98], and  $\text{Er}_2\text{O}_3/\text{SiO}_2$  [97] with ( $d_1/d_2$ )  $\approx 3.00$ ,  $1.743$ , and  $2.121$  exhibit a low VCC of  $-14$ ,  $20$ , and  $-73 \text{ ppm}/\text{V}^2$ , respectively. Similarly,  $\text{ZrLaO}_x/\text{ZrTiO}_x$  MIM capacitors show a low VCC of  $14 \text{ ppm}/\text{V}^2$ . These attempts show that low VCC of  $< 10 \text{ ppm}/\text{V}^2$  should be possible with present day or





**Fig. 14.** Zero VCC is possible by carefully solving the (30). (a) Solution is presented in (36) shows the ratio of the thicknesses of the high- $k$  dielectrics (with  $\alpha_{+VCC}$  and  $\epsilon_r = k_1$ ) and dielectrics (with  $\alpha_{-VCC}$  and  $\epsilon_r = k_2$ ), as a function of  $k_1$ , for various  $k_2$  (measured data: [20], [22], [98], [99]). This solution is a design equation for MIM capacitors to achieve ultralow VCC for future analog/mixed-signal ICs. Alternatively, the lifetime of high- $k$  MIM capacitors is assessed for the operating frequency to study the reliability of future ICs. (b) Predicted TDDB lifetime of high- $k$  MIM capacitors for the operating frequency up to 1 GHz using the McPherson TDDB model in (7). It indicates that the higher signaling frequency offers excellent reliability.

near-future technology. It is possible using (36) which gives a design formula to achieve an MIM capacitor with low VCC. Among two polar dielectrics, SiO<sub>2</sub> shows low  $\epsilon_r$ , which limits the maximum achievable capacitance density ( $\sim 5$  fF/ $\mu\text{m}^2$ ). Alternatively, ZrLaO<sub>x</sub>/ZrTiO<sub>x</sub> MIM capacitors show a high capacitance density of  $\sim 13$  fF/ $\mu\text{m}^2$ , which accomplish the requirement of ITRS/IRDS. This stacking of dielectric materials with negative and positive VCC opens new opportunities for high-precision MIM capacitors. Such capacitors help in the reduction of design complexity due to error compensation circuits within RF/AMS ICs. This study should be extended to calculate leakage current density, which helps designers to optimize the circuit design and fabrication cost.

Scaling the dielectric thickness and stacking of dielectric layers for the MIM capacitors progress to achieve high capacitance density and low VCC. However, the leakage and dielectric reliability limit them. Many mechanisms are involved in the leakage current of MIM capacitors. As mentioned in Section VI-B, MIM capacitors with insulating layer of  $\epsilon_r < 30$  exhibit low leakage current density, such as Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>. These observations were arrived from the simple empirical model for the relationship between conduction band offset with  $\epsilon_r$ . One can further develop a detailed semi-empirical model with an account of work function of metal contacts. Such a model and detailed analysis shall help to identify suitable material for the contacts of high- $k$  MIM capacitors ( $\epsilon_r > 30$ ) to achieve ITRS/IDRS requirement. The dielectric reliability includes voltage-dependent dielectric breakdown and TDDB that are already discussed in section III-D. Frequency-dependent TDDB lifetime studies were reported

in recent times [101]. It was observed that the increase in frequency exhibited high TDDB lifetime compared to dc operation. In the model proposed by Arabi et al. [101], the defect generation during the electrical stress was significantly reduced while operating with ac signals of high frequency. This is due to the small or negligible recovery time.

Using the McPherson TDDB model (7), one can compute the typical TDDB lifetime of high- $k$  MIM capacitors. From the measured data of  $t_{\text{TDDB,dc}}$  for various high- $k$  oxide MIM capacitors [15], [23], [102], we predicted the frequency-dependent TDDB lifetime, for the  $E_{di} = 2$  MV/cm, keeping  $t_{\text{ON}} = t_{\text{OFF}}$ ,  $T = 300$  K. Fig. 14(b) shows the predicted TDDB lifetime for the operating frequency up to 1 GHz. The calculation parameters, such as  $\epsilon_r$  and frequency dependency factor  $n$ , are listed in the inset table. One can observe that the high  $\epsilon_r$  offers a longer TDDB lifetime, which is further increased for higher signaling frequencies. In close view, a high TDDB of ten years ( $\sim 3.1 \times 10^8$  s) shall be achieved by HfO<sub>2</sub> MIM capacitors when it is operated with 1-GHz unipolar clock cycles. Kwak et al. [103] demonstrated the unipolar and bipolar voltage stress conditions for stacked dielectrics MIM capacitors. From the extrapolated data of experimentally calculated normalized voltage linearity coefficient, one can observe that unipolar signaling offers a low variation in capacitance over the years compared to continuous voltage stress. On the other hand, the normalized VCC over the stress time for bipolar stress conditions increased by about 70% compared to unipolar voltage stress. For future AMS applications, a detailed reliability analysis of MIM capacitors as a function of operating voltage, frequency, stress conditions, and

temperature is needed. Other important features of dielectric reliability are capacitor area, intrinsic defects, and process variability. Studies related to design strategies, production calibration, and compensation circuit design are needed to achieve low variability against voltage and frequency for high-performance RF/AMS ICs.

## VIII. CONCLUSION

In this review, we presented the key challenges and opportunities involved in the fabrication, modeling, and design of high-*k* MIM capacitors for RF/analog ICs. From the evaluation and literature survey on various research work and attempts in theoretical and experimental to achieve high-precision MIM capacitors, the technological challenges are addressed through analytical modeling to achieve low quadratic VCC and low leakage current. These models show the limits of existing technology and solution for future demands. A detailed summary of challenges involved in the BEOL integration process of recent CMOS technologies is also presented.

## REFERENCES

- [1] G. E. Moore, "Cramming more components onto integrated circuits, reprinted from electronics," *IEEE Solid-State Circuits Soc. Newslett.*, vol. 11, no. 3, pp. 33–35, Sep. 2006.
- [2] ITRS. (2010). *International Technology Roadmap for Semiconductor 2010, Report on RF and Analog-Mixed Signal Design*. [Online]. Available: <http://www.itrs2.net/>
- [3] IRDS. (2021). *International Roadmap for Devices and Systems (IRDST) 2021 Edition, 2021 Update*. [Online]. Available: <https://irds.ieee.org/editions/2021>
- [4] C. Hwei Ng, C.-S. Ho, S.-F. Sanford Chu, and S.-C. Sun, "MIM capacitor integration for mixed-signal/RF applications," *IEEE Trans. Electron Devices*, vol. 52, no. 7, pp. 1399–1409, Jul. 2005.
- [5] J. S. Kilby, "Miniaturized electronic circuits," U.S. Patent 3 138 743, Feb. 6, 1959.
- [6] V. Sarganov, "Planarized thin film inductors and capacitors for hybrid integrated circuits made of aluminum and anodic alumina," *IEEE Trans. Compon., Packag., Manuf. Technol.*, B, vol. 17, no. 2, pp. 197–200, May 1994.
- [7] S. A. St. Onge, S. G. Franz, A. F. Puttlitz, A. Kalinoski, B. E. Johnson, and B. El-Kareh, "Design of precision capacitors for analog applications," *IEEE Trans. Compon., Hybrids, Manuf. Technol.*, vol. 15, no. 6, pp. 1064–1071, Dec. 1992.
- [8] T. Iida, M. Nakahara, S. Gotoh, and H. Akiba, "Precise capacitor structure suitable for submicron mixed analog/digital ASICs," in *Proc. IEEE Custom Integr. Circuits Conf.*, May 1990, p. 18.
- [9] S.-J. Ding et al., "High-performance MIM capacitor using ALD high-*k* HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> laminate dielectrics," *IEEE Electron Device Lett.*, vol. 24, no. 12, pp. 730–732, Dec. 2003.
- [10] E. Hourdakis and A. G. Nassiopoulou, "High-density MIM capacitors with porous anodic alumina dielectric," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2679–2683, Oct. 2010.
- [11] M.-J. Chen and C.-S. Hou, "A novel cross-coupled inter-poly-oxide capacitor for mixed-mode CMOS processes," *IEEE Electron Device Lett.*, vol. 20, no. 7, pp. 360–362, Jul. 1999.
- [12] S. B. Chen, C. H. Lai, A. Chin, J. C. Hsieh, and J. Liu, "High-density MIM capacitors using Al<sub>2</sub>O<sub>3</sub> and AlTiOx dielectrics," *IEEE Electron Device Lett.*, vol. 23, no. 4, pp. 185–187, Apr. 2002.
- [13] C. H. Cheng et al., "A study on frequency-dependent voltage nonlinearity of SrTiO<sub>3</sub> RF capacitor," *Electrochemical Solid-State Lett.*, vol. 13, no. 12, p. 436, Sep. 2010, doi: 10.1149/1.3491490.
- [14] R. Ulrich and L. Schaper, "Materials options for dielectrics in integrated capacitors," in *Proc. Int. Symp. Adv. Packag. Mater. Processes, Properties Interfaces*, Aug. 2000, pp. 38–43.
- [15] F. Mondon and S. Blonkowski, "Electrical characterisation and reliability of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>-HfO<sub>2</sub> MIM capacitors," *Microelectron. Rel.*, vol. 43, no. 8, pp. 1259–1266, Aug. 2003.
- [16] S.-Y. Lee, H. Kim, P. C. McIntyre, K. C. Saraswat, and J.-S. Byun, "Atomic layer deposition of ZrO<sub>2</sub> on W for metal-insulator-metal capacitor application," *Appl. Phys. Lett.*, vol. 82, no. 17, pp. 2874–2876, Apr. 2003.
- [17] S. Bécu, S. Crémer, and J. L. Autran, "Capacitance non-linearity study in Al<sub>2</sub>O<sub>3</sub> MIM capacitors using an ionic polarization model," *Microelectronic Eng.*, vol. 83, nos. 11–12, pp. 2422–2426, Nov. 2006.
- [18] C. H. Cheng et al., "High density and low leakage current in HfO<sub>2</sub> MIM capacitors processed at 300 °C," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp. 845–847, Aug. 2008.
- [19] C. B. Kaynak et al., "Enhanced leakage current behavior of Sr<sub>2</sub>Ta<sub>2</sub>O<sub>7-x</sub>/SrTiO<sub>3</sub> bilayer dielectrics for metal-insulator-metal capacitors," *Thin Solid Films*, vol. 519, no. 17, pp. 5734–5739, Jun. 2011.
- [20] T. H. Phung, P. Steinmann, R. Wise, Y.-C. Yeo, and C. Zhu, "Modeling the negative quadratic VCC of SiO<sub>2</sub> in MIM capacitor," *IEEE Electron Device Lett.*, vol. 32, no. 12, pp. 1671–1673, Dec. 2011.
- [21] P. Gonon and C. Vallée, "Modeling of nonlinearities in the capacitance-voltage characteristics of high-*k* metal-insulator-metal capacitors," *Appl. Phys. Lett.*, vol. 90, no. 14, Apr. 2007, Art. no. 142906.
- [22] S. J. Kim et al., "Improvement of voltage linearity in high-*k* MIM capacitors using HfO<sub>2</sub>-SiO<sub>2</sub> stacked dielectric," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 538–540, Aug. 2004.
- [23] D. Kannadassan, "Fabrication and characterization of anodic high-*k* MIM capacitors," Ph.D. thesis, Vellore Inst. Technol., Vellore, India, 2013.
- [24] A. Jonscher, "Dielectric relaxation in solids," *J. Phys. D, Appl. Phys.*, vol. 32, no. 14, pp. 57–70, 1999.
- [25] A. K. Jonscher, "The 'universal' dielectric response," *Nature*, vol. 267, pp. 673–679, Jun. 1977.
- [26] J. W. McPherson, "Physical model for the frequency dependence of time-dependent dielectric breakdown (TDDb)," *AIP Adv.*, vol. 13, no. 5, May 2023, Art. no. 055217.
- [27] J. Robertson, "High dielectric constant oxides," *Eur. Phys. J. Appl. Phys.*, vol. 28, no. 3, pp. 265–291, Dec. 2004.
- [28] N. Mise et al., "Theoretical screening of candidate materials for DRAM capacitors and experimental demonstration of a cubic-hafnia MIM capacitor," *IEEE Trans. Electron Devices*, vol. 57, no. 9, pp. 2080–2086, Sep. 2010.
- [29] R. G. Southwick, J. Reed, C. Buu, R. Butler, G. Bersuker, and W. B. Knowlton, "Limitations of Poole-Frenkel conduction in bilayer HfO<sub>2</sub>/SiO<sub>2</sub> MOS devices," *IEEE Trans. Device Mater. Rel.*, vol. 10, no. 2, pp. 201–207, Jun. 2010.
- [30] R. Agaiby et al., "First insight into the lifetime acceleration model of high-*k* ZrO<sub>2</sub>/SiO<sub>2</sub>/ZrO<sub>2</sub> stacks for advanced DRAM technology nodes," *IEEE Electron Device Lett.*, vol. 30, no. 4, pp. 340–342, Apr. 2009.
- [31] J. Seo et al., "Reliability acceleration model of stacked ZrO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub>-ZrO<sub>2</sub> MIM capacitor with cylinder type," in *Proc. 26th Int. Conf. Microelectronics*, 2008, pp. 521–524.
- [32] Z. Ning et al., "Dielectric relaxation of MIM capacitor and its effect on sigma-delta A/D converters," *IEEE Trans. Semicond. Manuf.*, vol. 21, no. 4, pp. 549–564, Nov. 2008.
- [33] S. Parthasarathy, B. Swaminathan, A. Sundaram, and R. A. Groves, "Design considerations for BEOL MIM capacitor modeling in RF CMOS processes," in *Proc. 23rd Int. Conf. VLSI Design*, Jan. 2010, pp. 188–193.
- [34] I. Bahl, *Lumped Elements for RF and Microwave Circuits*. London, U.K.: Artech House Microwave Library, 2003.
- [35] M. Armacost et al., "A high reliability metal insulator metal capacitor for 0.18 μm copper technology," in *IEDM Tech. Dig.*, Dec. 2000, pp. 157–160.
- [36] C. H. Ng, K. W. Chew, J. X. Li, T. T. Tjoa, L. N. Goh, and S. F. Chu, "Characterization and comparison of two metal-insulator-metal capacitor schemes in 0.13 μm copper dual Damascene metallization process for mixed-mode and RF applications," in *IEDM Tech. Dig.*, Dec. 2002, pp. 241–244.
- [37] J. Lee et al., "Effect of polysilicon gate on the flatband voltage shift and mobility degradation

- for  $\text{Al}_2\text{O}_3$  gate dielectric," in *IEDM Tech. Dig.*, Dec. 2000, pp. 645–648.
- [38] K. Allers, P. Brenner, and M. Schrenk, "Dielectric reliability and material properties of  $\text{Al}_2\text{O}_3$  in metal insulator metal capacitors (MIMcap) for RF bipolar technologies in comparison to  $\text{SiO}_2$ ,  $\text{SiN}$  and  $\text{Ta}_2\text{O}_5$ ," in *Proc. IEEE Bipolar/BiCMOS Circuits Technol. Meeting*, Mar. 2003, pp. 35–38.
- [39] D. Shi-Jin, H. Yu-Jian, H. Yue, P. Shao-Hui, Z. Wei, and W. Li-Kang, "High-density  $\text{Al}_2\text{O}_3/\text{TaN}$ -based metal-insulator-metal capacitors in application to radio frequency integrated circuits," *Chin. Phys.*, vol. 16, no. 9, pp. 2803–2808, Sep. 2007. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [40] E. Hourdakis and A. G. Nassiopoulou, "High performance MIM capacitor using anodic alumina dielectric," *Microelectron. Eng.*, vol. 90, pp. 12–14, Feb. 2012.
- [41] D. Kannadassan, R. Karthik, M. S. Bhagini, and P. S. Mallick, "Nanostructured barrier type anodic oxide metal-insulator-metal capacitors," *J. Nanoelectron. Optoelectron.*, vol. 7, no. 4, pp. 400–404, Aug. 2012.
- [42] T. W. Hickmott, "Electrolyte effects on charge, polarization, and conduction in thin anodic  $\text{Al}_2\text{O}_3$  films. I. Initial charge and temperature-dependent polarization," *J. Appl. Phys.*, vol. 102, no. 9, Nov. 2007, Art. no. 093706.
- [43] L. M. Kosjuk and L. L. Odynets, "Polarization processes in anodic oxide films," *Thin Solid Films*, vol. 302, nos. 1–2, pp. 235–238, Jun. 1997.
- [44] T. H. Perng, C.-H. Chien, C.-W. Chen, P. Lehnen, and C.-Y. Chang, "High-density MIM capacitors with  $\text{HfO}_2$  dielectrics," *Thin Solid Films*, vols. 469–470, pp. 345–349, Dec. 2004.
- [45] X. Yu et al., "A high-density MIM capacitor ( $13 \text{ ff}/\mu\text{m}^2$ ) using ALD  $\text{HfO}_2$  dielectrics," *IEEE Electron Device Lett.*, vol. 24, no. 2, pp. 63–65, Feb. 2003.
- [46] H. Hu, C. Zhu, Y. F. Lu, M. F. Li, B. J. Cho, and W. K. Choi, "A high performance MIM capacitor using  $\text{HfO}_2$  dielectrics," *IEEE Electron Device Lett.*, vol. 23, no. 9, pp. 514–516, Sep. 2002.
- [47] Y. L. Tu et al., "Characterization and comparison of high-*k* metal-insulator-metal (MIM) capacitors in  $0.13 \mu\text{m}$  Cu BEOL for mixed-mode and RF applications," in *Proc. Symp. VLSI Technology, Dig. Tech. Papers*, Jun. 2003, pp. 79–80.
- [48] Y.-K. Jeong et al., "High quality high-*k* MIM capacitor by  $\text{Ta}_2\text{O}_5/\text{HfO}_2/\text{Ta}_2\text{O}_5$  multi-layered dielectric and  $\text{NH}_3$  plasma interface treatments for mixed-signal/RF applications," in *Dig. Tech. Papers-Symp. VLSI Technol.*, 2004, pp. 222–223.
- [49] A. Wisitsoraat, A. Tuantranont, E. Comini, G. Sberveglieri, and W. Wlodarski, "Characterization of n-type and p-type semiconductor gas sensors based on  $\text{NiO}_x$  doped  $\text{TiO}_2$  thin films," *Thin Solid Films*, vol. 517, no. 8, pp. 2775–2780, Feb. 2009.
- [50] M. Gratzel, "Sol-gel processed  $\text{HfO}_2$  films for photovoltaic applications," *J. Sol-Gel Sci. Technol.*, vol. 22, nos. 1–2, pp. 7–13, 2001.
- [51] K. C. Chiang, C. H. Lai, A. Chin, H. L. Kao, S. P. McAlister, and C. C. Chi, "Very high density RF MIM capacitor compatible with VLSI," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2005, pp. 287–290.
- [52] A. G. Mantzila and M. I. Prodromidis, "Performance of impedimetric biosensors based on anodically formed  $\text{Ti}/\text{TiO}_2$  electrodes," *Electroanalysis*, vol. 17, no. 20, pp. 1878–1885, Oct. 2005.
- [53] J. Lin, N. Masaaki, A. Tsukune, and M. Yamada, " $\text{Ta}_2\text{O}_5$  thin films with exceptionally high dielectric constant," *Appl. Phys. Lett.*, vol. 74, no. 16, pp. 2370–2372, Apr. 1999.
- [54] M. Stamate, G. Lazar, and I. Lazar, "Dimensional effects observed for the electrical, dielectrical and optical properties of  $\text{TiO}_2$  DC magnetron thin films," *J. Mater. Sci., Mater. Electron.*, vol. 20, no. 2, pp. 117–122, Feb. 2009.
- [55] J.-J. Yang, J.-D. Chen, R. Wise, P. Steinmann, Y.-C. Yeo, and C. Zhu, "Performance improvement of  $\text{Sm}_2\text{O}_3$  MIM capacitors by using plasma treatment after dielectric formation," *IEEE Electron Device Lett.*, vol. 30, no. 10, pp. 1033–1035, Oct. 2009.
- [56] M. Y. Yang, D. S. Yu, and A. Chin, "High-density RF MIM capacitors using high-*k*  $\text{La}_2\text{O}_3$  dielectrics," *J. Electrochem. Soc.*, vol. 151, no. 7, pp. F162–F165, 2004.
- [57] C. Durand et al., "Electrical property improvements of yttrium oxide-based metal-insulator-metal capacitors," *J. Vac. Sci. Technol. A, Vac., Surf., Films*, vol. 24, no. 3, pp. 459–466, May 2006.
- [58] C. Wenger et al., "First investigation of metal-insulator-metal (MIM) capacitor using  $\text{Pr}_2\text{O}_3$  dielectrics," *Mater. Sci. Semicond. Process.*, vol. 7, nos. 4–6, pp. 227–230, Jan. 2004.
- [59] S. Mondal and T.-M. Pan, "High-performance  $\text{Ni}/\text{Lu}_2\text{O}_3/\text{TaN}$  metal-insulator-metal capacitors," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1576–1578, Nov. 2011.
- [60] D. H. Triyoso et al., "ALD  $\text{Ta}_2\text{O}_5$  and Hf-doped  $\text{Ta}_2\text{O}_5$  for BEOL compatible MIM," in *Proc. IEEE Int. Conf. IC Design Technol.*, May 2014, pp. 1–4.
- [61] M. K. Hota et al., "Characterization of RF sputter deposited  $\text{HfAlO}_x$  dielectrics for MIM capacitor applications," in *Proc. 2nd Int. Workshop Electron Devices Semiconductor Technol.*, Jun. 2009, pp. 1–4.
- [62] X. Yu et al., "MIM capacitors with  $\text{HfO}_2$  and  $\text{HfAlO}_x$  for Si RF and analog applications," in *Proc. Mater. Res. Soc. Symp.*, vol. 766, Jan. 2003, pp. 357–362. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [63] L. Zhang, W. He, D. S. H. Chan, and B. J. Cho, "High-performance MIM capacitors using  $\text{HfLaO}$ -based dielectrics," *IEEE Electron Device Lett.*, vol. 31, no. 1, pp. 17–19, Jan. 2010.
- [64] S. J. Kim, B. J. Cho, M.-F. Li, C. Zhu, A. Chin, and D.-L. Kwong, "HfO<sub>2</sub> and lanthanide-doped HfO<sub>2</sub> MIM capacitors for RF/mixed IC applications," in *Proc. Symp. VLSI Technol. Dig. Tech. Papers*, Jun. 2003, pp. 77–78.
- [65] N. Inoue et al., "High performance high-*k* MIM capacitor with plug-in plate (PiP) for power delivery line high-speed MPUs," in *Proc. Int. Interconnect Technol. Conf.*, Jun. 2006, pp. 63–65. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [66] M. Y. Yang et al., "Very high density RF mim capacitors ( $17 \text{ ff}/\mu\text{m}^2$ ) using high-*k*  $\text{Al}_2\text{O}_3$  doped  $\text{Ta}_2\text{O}_5$  dielectrics," *IEEE Microw. Wireless Compon. Lett.*, vol. 13, no. 10, pp. 431–433, Oct. 2003. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [67] L. Goux, H. Vander Meer, and D. J. Wouters, "Metalorganic chemical vapor deposition of Sr-Ta-O and Bi-Ta-O films for backend integration of high-*k* capacitors," *J. Electrochem. Soc.*, vol. 153, no. 7, pp. 132–136, 2006. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [68] C.-J. Peng, H. Hu, and S. B. Krupanidhi, "Electrical properties of strontium titanate thin films by multi-ion-beam reactive sputtering technique," *Appl. Phys. Lett.*, vol. 63, no. 8, pp. 1038–1040, Aug. 1993. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [69] C. H. Cheng, H. H. Hsu, C. K. Deng, A. Chin, and C. P. Chou, "Improved lower electrode oxidation of high-*k* ticeo metal-insulator-metal capacitors by using a novel plasma treatment," *ECS Trans.*, vol. 16, no. 5, pp. 323–333, 2008.
- [70] C. H. Cheng et al., "Lanthanide-oxides mixed  $\text{TiO}_2$  dielectrics for high-*k* MIM capacitors," *J. Electrochem. Soc.*, vol. 157, no. 8, pp. 821–824, 2010. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [71] C. Wenger et al., "MIM capacitors using amorphous high-*k*  $\text{PrTi}_x\text{O}_y$  dielectrics," *Microelectron. Eng.*, vol. 80, pp. 313–316, Jun. 2005. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [72] Y.-H. Wu, W.-Y. Ou, C.-C. Lin, J.-R. Wu, M.-L. Wu, and L.-L. Chen, "MIM capacitors with crystalline- $\text{TiO}_2/\text{SiO}_2$  stack featuring high capacitance density and low voltage coefficient," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 104–106, Jan. 2012.
- [73] H. H. Tsui and C. Cheng, "High-performance metal-insulator-metal capacitors with  $\text{HfTiO}/\text{Y}_2\text{O}_3$  stacked dielectric," *IEEE Electron Device Lett.*, vol. 31, no. 8, pp. 875–877, Aug. 2010.
- [74] S. Ding et al., "Evidence and understanding of ALD  $\text{HfO}_2$ - $\text{Al}_2\text{O}_3$  laminate MIM capacitors outperforming sandwich counterparts," *IEEE Electron Device Lett.*, vol. 25, no. 10, pp. 681–683, Oct. 2004.
- [75] J.-M. Park et al., "Mass production worthy MIM capacitor on gate polysilicon(MIM-COG) structure using  $\text{HfO}_2/\text{HfO}_x\text{C}_y\text{N}_z/\text{HfO}_2$  dielectric for analog/RF/mixed signal application," *IEEE Electron Device Lett.*, vol. 20, pp. 993, 2007.
- [76] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa, and D. Hisamoto, "High-capacitance  $\text{Cu}/\text{Ta}_2\text{O}_5/\text{Cu}$  MIM structure for SoC applications featuring a single-mask add-on process," in *IEDM Tech. Dig.*, 2002, pp. 940–942.
- [77] R. Karthik, D. Kannadassan, M. S. Bhagini, and P. S. Mallick, "Nanostructured anodic multilayer dielectric stacked Metal-Insulator-Metal capacitors," *J. Nanosci. Nanotechnol.*, vol. 15, no. 12, pp. 9938–9943, Dec. 2015.
- [78] D. Kannadassan, R. Karthik, M. S. Bhagini, and P. S. Mallick, "Modeling the voltage nonlinearity of high-*k* MIM capacitors," *Solid-State Electron.*, vol. 91, pp. 112–117, Jan. 2014.
- [79] J.-J. Yang et al., "Effective modulation of quadratic voltage coefficient of capacitance in MIM capacitors using  $\text{Sm}_2\text{O}_3/\text{SiO}_2$  dielectric stack," *IEEE Electron Device Lett.*, vol. 30, no. 5, pp. 460–462, May 2009.
- [80] C. Wenger et al., "Microscopic model for the nonlinear behavior of high-*k* metal-insulator-metal capacitors," *J. Appl. Phys.*, vol. 103, no. 10, May 2008, Art. no. 104103. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [81] A. Sanal, P. Sathyanarayanan, V. Velmurugan, and D. Kannadassan, "Negative VCC in MIM capacitors: Modeling and experiments," *J. Comput. Electron.*, vol. 17, no. 1, pp. 458–462, Mar. 2018.
- [82] E. Neumann, "Chemical electric field effects in biological macromolecules," *Prog. Biophys. Mol. Biol.*, vol. 47, no. 3, pp. 197–231, 1986.
- [83] S. P. Gubin, *Magnetic Nanoparticles*. Hoboken, NJ, USA: Wiley, 2009.
- [84] E. Talebian and M. Talebian, "A general review on the derivation of Clausius-Mossotti relation," *Optik*, vol. 124, no. 16, pp. 2324–2326, Aug. 2013. [Online]. Available: [www.scopus.com](http://www.scopus.com)
- [85] S. Becu, S. Cremer, O. Noblanc, J.-L. Autran, and P. Delpech, "Characterization and modeling of  $\text{Al}_2\text{O}_3$  MIM capacitors: Temperature and electrical field effects," in *Proc. 35th Eur. Solid-State Device Res. Conf.*, 2005, pp. 265–268.
- [86] K. Schuegraf and C. Hu, "Hole injection  $\text{SiO}_2$  breakdown model for very low voltage lifetime extrapolation," *IEEE Trans. Electron Devices*, vol. 41, no. 5, pp. 761–767, 1994.
- [87] C.-L. Lo et al., "Opportunities and challenges of 2D materials in back-end-of-line interconnect scaling," *J. Appl. Phys.*, vol. 128, no. 8, Aug. 2020, Art. no. 080903.
- [88] K. Falidas, K. Mertens, R. Hoffmann, M. Czernohorsky, and J. Heitmann, " $\text{Al}_2\text{O}_3$ - $\text{HfO}_2$  mixed high-*k* dielectrics for MIM decoupling capacitors in the BEOL," in *Proc. Int. Symp. VLSI Technol., Syst. Appl. (VLSI-TSA)*, Apr. 2022, pp. 1–2.
- [89] T. Ando et al., "CMOS compatible MIM decoupling capacitor with reliable sub-nm EOT high-*k* stacks for the 7 nm node and beyond," in *IEDM Tech. Dig.*, Dec. 2016, pp. 1–4.
- [90] W. Weinreich et al., "La-doped  $\text{ZrO}_2$  based BEOL decoupling capacitors," in *Proc. Int. Conf. IC Design Technol. (ICIDT)*, Jun. 2016, pp. 1–4.
- [91] L. Cheng, S. Choi, S. Ogden, T. J. Tang, and R. Fox, "Robust BEOL MIMCAP for long and

- controllable TDDB lifetime,” in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2019, pp. 1–3.
- [92] L. Cheng et al., “Topographic complexities and solutions for high density BEOL MIM capacitors,” *ECS Trans.*, vol. 80, no. 4, p. 233, Aug. 2017.
- [93] L. Rabieirad, E. J. Martinez, and S. Mohammadi, “An integration technology for RF and microwave circuits based on interconnect programming,” *IEEE Trans. Adv. Packag.*, vol. 33, no. 2, pp. 362–369, May 2010.
- [94] M.-D. Ker, C.-Y. Lin, and Y.-W. Hsiao, “Overview on ESD protection designs of low-parasitic capacitance for RF ICs in CMOS technologies,” *IEEE Trans. Device Mater. Rel.*, vol. 11, no. 2, pp. 207–218, Jun. 2011.
- [95] E. Chu, Y. Luo, and P. Gupta, “Design impacts of back-end-of-line line edge roughness,” *IEEE Trans. Semicond. Manuf.*, vol. 33, no. 1, pp. 32–41, Feb. 2020.
- [96] J.-D. Chen et al., “Physical and electrical characterization of metal-insulator-metal capacitors with  $\text{Sm}_2\text{O}_3$  and  $\text{Sm}_2\text{O}_3/\text{SiO}_2$  laminated dielectrics for analog circuit applications,” *IEEE Trans. Electron Devices*, vol. 56, no. 11, pp. 2683–2691, Dec. 2009.
- [97] T. H. Phung et al., “High performance metal-insulator-metal capacitors with  $\text{Er}_2\text{O}_3$  on ALD  $\text{SiO}_2$  for RF applications,” *J. Electrochemical Soc.*, vol. 158, no. 12, p. H1289, 2011.
- [98] D. Z. Austin, D. Allman, D. Price, S. Hose, and J. F. Conley, “Plasma enhanced atomic layer deposition of  $\text{Al}_2\text{O}_3/\text{SiO}_2$  MIM capacitors,” *IEEE Electron Device Lett.*, vol. 36, no. 5, pp. 496–498, May 2015.
- [99] C.-C. Lin, Y.-H. Wu, R.-S. Jiang, and M.-T. Yu, “Mim capacitors based on  $\text{ZrTiO}_x/\text{BaZr}_y\text{Ti}_{1-y}\text{O}_3$  featuring record-low VCC and excellent reliability,” *IEEE Elect. Dev. Lett.*, vol. 34, no. 11, pp. 1418–1420, Nov. 2013.
- [100] D. J. R. Appleby et al., “Ferroelectric properties in thin film barium titanate grown using pulsed laser deposition,” *J. Appl. Phys.*, vol. 116, no. 12, Sep. 2014, Art. no. 124105.
- [101] M. Arabi et al., “Frequency dependant gate oxide TDDB model,” in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2022, pp. 251–255.
- [102] N. Sedghi, W. Davey, I. Z. Mitrovic, and S. Hall, “Reliability studies on  $\text{Ta}_2\text{O}_5$  high-kappa dielectric metal-insulator-metal capacitors prepared by wet anodization,” vol. 29, no. 1. AVS, 2011, p. 01.
- [103] H.-Y. Kwak et al., “Characterization of  $\text{Al}_2\text{O}_3\text{-HfO}_2\text{-Al}_2\text{O}_3$  sandwiched MIM capacitor under DC and AC stresses,” *Solid-State Electron.*, vol. 79, pp. 218–222, Jan. 2013. [Online]. Available: [www.scopus.com](http://www.scopus.com)