Extraction of the Thermal Resistance and the Thermal Capacitance of GaN Power HEMTs by Using Pulsed *I*–*V* Measurements

Richa[r](https://orcid.org/0000-0002-9529-5109)d Reiner[®][,](https://orcid.org/0000-0002-4313-3490) Aks[h](https://orcid.org/0000-0002-5095-8781)ay G. Nambiar[®], Michael Basler[®], *Member, IEEE*, Stefan Mönch®, *Member, IEEE*, Pa[t](https://orcid.org/0000-0001-5834-6790)rick Waltereit[®], and Rüdiger Qua[y](https://orcid.org/0000-0002-3003-0134)[®], *Senior Member, IEEE*

*Abstract***— This work presents an extraction method for the thermal resistance and the thermal capacitance of GaN power high-electron mobility transistors (HEMTs). An electro-thermal analytic model is derived describing the current drain degradation in the linear region of the transistor, which is caused by self-heating. This model function is fit to pulsed** *I***–***V* **measurement data, and the fitting parameters provide the required thermal parameters. A parameter analyzer and a thermal chuck are used as setups to perform the measurements. A quasi-transient drain current response signal is composed of the measured data, which is used for parameter extraction. The new method is used to extract the thermal parameters of a 650 V class GaN power transistor. The transistor features an integrated temperature sensor. This allows a cross-validation of the results, which are obtained by the new method, with the results which are measured by the temperature sensor. The new extraction method can be easily performed with typical equipment, that is commonly available in labs for electrical characterization of GaN power transistors.**

*Index Terms***— Channel temperature, electro-thermal model, high-electron mobility transistor (HEMT), junction temperature, linear region, pulsed measurement, selfheating, thermal impedance.**

Richard Reiner, Akshay G. Nambiar, Michael Basler, and Patrick Waltereit are with the Fraunhofer Institute for Applied Solid State Physics IAF, 79108 Freiburg im Breisgau, Germany (e-mail: richard.reiner@iaf.fraunhofer.de).

Stefan Mönch is with the Fraunhofer Institute for Applied Solid State Physics IAF, 79108 Freiburg im Breisgau, Germany, and also with the Institute of Electrical Energy Conversion (IEW), University of Stuttgart, 70174 Stuttgart, Germany (e-mail: stefan. moench@iaf.fraunhofer.de).

Rüdiger Quay is with the Fraunhofer Institute for Applied Solid State Physics IAF, 79108 Freiburg im Breisgau, Germany, and also with the Institute for Sustainable Technical Systems, INATECH, University of Freiburg, 79085 Freiburg im Breisgau, Germany (e-mail: ruediger.quay@iaf.fraunhofer.de).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TED.2024.3429462.

Digital Object Identifier 10.1109/TED.2024.3429462

I. INTRODUCTION

THERMAL resistance and thermal capacitance are impor-
tant device parameters required to estimate the junction tant device parameters required to estimate the junction temperature of power transistors. The knowledge of these parameters is crucial for designing efficient and reliable power electronics. Many methods to extract-thermal parameters have been described in the literature [\[1\].](#page-4-0)

This work presents a practice-oriented method to determine the thermal impedance using pulsed measurement data by conventional, commercial parameter analyzer in combination with a defined heat sink temperature enabled by a heat plate or a thermal wafer chuck. Thus, this method can be easily integrated into automated electrical parameter characterization of power transistors without changing the measuring equipment for the extraction of thermal parameters.

In contrast to that, traditional thermal characterization methods [\[1\], s](#page-4-0)uch as infra-red thermography [\[2\],](#page-4-1) [\[3\], R](#page-4-2)aman thermography $[4]$, or small-signal thermal impedance measurements [\[5\],](#page-4-4) [\[6\], re](#page-4-5)quire often expensive, or self-developed equipment and setups, and need a high degree of expertise. Furthermore, in rare cases, there are special devices developed for the thermal characterization of technology, featuring an ON-chip sensor to measure the junction temperature [\[7\],](#page-4-6) [\[8\],](#page-4-7) [\[9\]. H](#page-4-8)owever, these special devices are usually not available and each device must be calibrated before measurement.

II. THERMAL CHARACTERIZATION BASED ON SELF HEATING

Further methods are based on the electro-thermal drain current I_D degradation in the saturation region as a function of a drain–source voltage V_{DS}, which is caused by self-heating [\[10\],](#page-4-9) [\[11\],](#page-4-10) [\[12\],](#page-4-11) [\[13\],](#page-4-12) [\[14\].](#page-4-13)

In contrast to that, the method in this work investigates the drain current degradation in the linear region of the output characteristics. The total ON-state resistance R_{ON} of a transistor is composed of various contributions: the drift resistance along the active channel, especially the resistance in the gate region, the contact resistance of the ohmic contacts, and the resistance of the drain and source metallization. In the linear region, the temperature distribution along the

© 2024 The Authors. This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/

Manuscript received 25 April 2024; revised 27 June 2024; accepted 12 July 2024. Date of publication 23 July 2024; date of current version 23 August 2024. This work was supported by German Federal Ministry of Economics and Climate Protection (BMWK) within the Projects GaN4EmoBiL under Grant FKZ: 01MV23003A. The review of this article was arranged by Editor S. Graham. *(Corresponding author: Richard Reiner.)*

drift path is almost uniform, as can be observed in TCAD simulations [\[15\]. T](#page-4-14)his is in contrast to device operation in the saturation region, where partial depletion already takes place close to the gate edge on the drain side, resulting in an inhomogeneous heat distribution along the drift length. This leads to a local accumulation of heat and thus to an increase in the thermal resistance. If a power electronic application (e.g., voltage converter and inverter) is optimized for high efficiency the conduction losses of the transistors are usually dominant. These losses are caused by the ON-state resistance and are present in the linear range of the transistor. Therefore, the presented characterization method is particularly suitable for these efficient power applications.

A. Isothermal Assumption

The basic idea of most electro-thermal extraction methods is the assumption, that the junction temperature T_J is equal to the case temperature $T_{\text{J}} \approx T_{\text{C}}$, if no self-heating is appeared. This can be assumed for operation points around zero with very low power $P_{DS} \approx 0$, or for very short time samples after turn-on with higher power $P_{DS}(t \approx 0)$. Under these assumptions, the short-pulsed drain current responses are measured using different case temperatures $I_D(t \approx 0, T_J \approx T_C)$. The measurement can be used as a lookup table. In comparison to long pulsewidth drain current responses $I_D(t_{PW}, T_J \neq T_C)$, the lookup table is used to estimate the junction temperature $T_J(I_D, V_{DS}, T_C)$. Furthermore, the thermal resistance can then be calculated by $R_{TH} = (T_{J} - T_{C})/(I_{D} \cdot V_{DS})$. However, only with ultra-short pulse measurements in sub microsecond range the assumption of the isothermal assumption is adequate, and requires advanced pulse measurement equipment [\[10\],](#page-4-9) [\[11\],](#page-4-10) [\[12\],](#page-4-11) [\[13\],](#page-4-12) [\[14\], w](#page-4-13)hereas commercial parameter analyzers have minimum pulsewidth in the range of 50–100 μ s. Self-heating arises directly after turn-on in particular in the saturation region as shown in $[16]$. Early drain current degradation falsifies the estimation of the junction temperature. The method in this work takes this error into account.

B. New Approach: Model-Based Extraction of the Thermal Parameters in the Linear Region of the I–V Curve

The extraction method in this work is based on a simple analytic electro-thermal model [see Fig. $1(a)$] and uses pulsed drain current versus drain–source voltage (*I* –*V*) curves generated by typical commercial power devices parameter analyzer. In the following, we deduce the analytic model of electro-thermal current degradation of power transistors in the linear region of the output characteristics, and then we will demonstrate the method using measurement data, and verify the method by comparing the data with the results extracted by an ON-chip temperature sensor.

III. DERIVATION OF THE ELECTRO-THERMAL MODEL

Self-heating in a transistor refers to the phenomenon where the transistor's power dissipation *P* leads to an increase in its junction temperature T_J by the thermal impedance Z_{TH} . As a result of the increased temperature electron mobility

Fig. 1. Electro-thermal behavior of pulsed power transistors. (a) Electrothermal circuit diagram. (b) Transient pulse responds to drain current and junction temperature. (c) Drain current degradation in the linear region of the output characteristic caused by self-heating.

 μ decreases, and therefore, the ON-state resistance R_{ON} of the transistor increases, leading to a degradation in the drain current I_D [see Fig. [1\(b\)\]](#page-1-0). In the following consideration, we focus on this effect in the linear region of the transistor [see Fig. $1(c)$]. Thus, we assume, that the device operates fully in the ON-state and the gate region channel is un-depleted. Under these conditions, it is possible to derive a simple electrothermal model. The transient power dissipation and the drain current degradation is given by the following equations:

$$
P_{\text{DS}}(t) = V_{\text{DS}} \cdot I_{\text{D}}(t), \quad \text{with} \tag{1}
$$

$$
I_{D}(t) = \frac{V_{DS}}{R_{ON}(T_{J}(t))}.
$$
 (2)

Furthermore, a linearized thermal dependence of the ON-state resistance is assumed, which is suitable in small discrete thermal steps of about a few to tens Kelvin. The ON-state resistance is given by the following equations:

$$
R_{\text{ON}}(T_{\text{J}}(t)) = k_{\text{TH}}(T_{\text{J}}(t) - T_{\text{J}}(t=0)) + R_{\text{ON},0}, \quad \text{with} \quad (3)
$$

$$
k_{\text{max}} = \frac{\Delta R_{\text{ON},0}}{2} \tag{4}
$$

$$
k_{\rm TH} = \frac{\Delta N_{\rm ON,0}}{\Delta T_{\rm C}} \tag{4}
$$

whereas k_{TH} denotes the thermal increase constant of the ONstate resistance, and $R_{ON,0}$ is the initial ON-state resistance without self-heating, valid under the following condition:

$$
R_{\text{ON},0} = R_{\text{ON}}
$$
 at $(t = 0)$ and $(T_{\text{J}} = T_{\text{C}}).$ (5)

Two types of thermal models are commonly used for the thermal modeling of line transistors and power modules: the Cauer and the Foster model [\[17\],](#page-4-16) [\[18\],](#page-4-17) [\[19\], w](#page-4-18)hich can be mathematically calculated into each other [\[20\]. W](#page-4-19)ith higher order models, the thermal behavior of complex layer stacks can be fit with a high degree of accuracy. Such a model could be used in the following analytical solution, but this would lead to unwieldy formulae and is therefore not investigated in this article. For a more convenient solution, we use a first-order thermal low pass $[10]$, $[17]$, which is equal to a one-cell Cauer model and equal to a one-cell Forster model. Thus, the firstorder low-pass model of the thermal impedance is given by the following equation:

$$
Z_{\text{TH}}(t) = \frac{T_{\text{J}}(t) - T_{\text{C}}}{P_{\text{DS}}(t)} = R_{\text{TH}} \left(1 - e^{\frac{-t}{\tau_{\text{TH}}}} \right)
$$
(6)

and by using the thermal time constant

$$
\tau_{\rm TH} = R_{\rm TH} \cdot C_{\rm TH}.\tag{7}
$$

 R_{TH} denotes the thermal resistance and C_{TH} denotes the thermal capacitance. It should be clarified here that this thermal capacitance corresponds to the first-order low-pass thermal model. This capacitance is not equal to the thermal capacitance of the substrate material (e.g., carrier or epitaxial layers), thus specific heat capacity *c* of a material cannot be directly extracted.

The transient drain current as pulse or rather drain–source voltage step responds can be calculated by combining (1) – (7) , and is given by the following equation:

$$
I_{\rm D}(t) = \frac{A \cdot \mathbf{e}^{\frac{t}{\tau_{\rm TH}}} - \mathbf{e}^{\frac{t}{2\tau_{\rm TH}}} \sqrt{\mathbf{e}^{\frac{t}{\tau_{\rm TH}}} (A^2 + 1) - 1}}{\sqrt{k_{\rm TH} \cdot R_{\rm TH} \left(1 - \mathbf{e}^{\frac{t}{\tau_{\rm TH}}}\right)}} \tag{8}
$$

and with expression

$$
A = \left(2 \frac{V_{\rm DS}}{R_{\rm ON,0}} \sqrt{k_{\rm TH} \cdot R_{\rm TH}}\right)^{-1}.
$$
 (9)

The junction temperature is calculated by combining [\(1\)](#page-1-1) and [\(6\),](#page-1-3) and given by the following equation:

$$
T_{\rm J}(t) = R_{\rm TH} \left(1 - \mathbf{e}^{\frac{-t}{\rm TH}} \right) V_{\rm DS} \cdot I_{\rm D}(t) + T_{\rm C}. \tag{10}
$$

IV. EXTRACTION OF THE THERMAL RESISTANCE AND THERMAL CAPACITANCE USING MEASUREMENT DATA

The transient drain current function [\(8\)](#page-2-0) can be fit to measurement data. The fit parameters are $R_{ON,0}$, k_{TH} , R_{TH} , and *C*TH. These parameters can be estimated by using the timediscrete, measured dataset of

$$
t_{(i)} = \{t_{(1)}, t_{(2)}, t_{(3)}, \dots, t_{(n)}\}, \text{ and } (11)
$$

$$
I_{D(i)} = \{I_{D(1)}, I_{D(2)}, I_{D(3)}, \dots, I_{D(n)}\}.
$$
 (12)

Ideally, the drain current data should be available in logarithmic time intervals, and extend over a wide range from hundreds of microseconds to seconds. The currents toward zero and infinity are estimated as follows:

$$
dI_{\rm D}/dt(t \to 0) \approx \frac{I_{\rm D(2)} - I_{\rm D(1)}}{t_{(2)} - t_{(1)}}\tag{13}
$$

$$
I_{\text{D}}(t \to 0) \approx I_{\text{D}(1)} - dI_{\text{D}}/dt (t \to 0) \cdot t_{(1)}
$$
 (14)

$$
I_{\mathcal{D}}(t \to \infty) \approx I_{\mathcal{D}(n)}.\tag{15}
$$

An estimation of the fit parameters can be made using the following formulas derived from (8) and given by the following equations:

$$
R_{\text{ON},0} = R_{\text{ON},0 \text{CTC}}(t \to 0) = \frac{V_{\text{DS}}}{I_{\text{D}}(t \to 0)}
$$
(16)

$$
k_{\rm TH} = \frac{\Delta R_{\rm ON,0}}{\Delta T_{\rm C}} = \frac{R_{\rm ON,0@Tc(i+1)} - R_{\rm ON,0@Tc(i)}}{T_{\rm C(i+1)} - T_{\rm C(i)}}\tag{17}
$$

$$
C_{\rm TH} = -\frac{I_{\rm D}(t \to 0) \cdot k_{\rm TH} \cdot V_{\rm DS}^2}{R_{\rm ON,0}^2 \cdot dI_{\rm D}/dt(t \to 0)}
$$
(18)

$$
R_{\text{TH}} = \frac{\tau_{\text{TH}}}{C_{\text{TH}}} = \frac{-I_{\text{D}}(t \to 0) + I_{\text{D}}(t \to \infty)}{dI_{\text{D}}/dt(t \to 0)} \frac{1}{C_{\text{TH}}}. \tag{19}
$$

Further optimization of the fit function to the measured data and could be done via numerical optimization algorithms. However, estimation using the limit value (13) – (19) is usually sufficient and needs no further optimization.

Fig. 2. Device under test: 650 V class GaN-on-Si HEMT with integrated temperature sensor, which is used the verify the proposed method. (a) Cross section of the intrinsic HEMT structure. (b) Chip layout of the interdigital finger structure with a gate width of 10 mm.

V. EXPERIMENT RESULTS AND METHOD VERIFICATION

A. Device-Under-Test and Measurement Setup

In the following, the proposed extraction method by using pulsed $I-V$ curves is applied to a GaN-on-Si highelectron-mobility transistor (HEMT) and verified against the measurement results of an ON-chip temperature sensor. The cross section and the top view layout of the GaN-on-Si HEMT is illustrated in Fig. [2.](#page-2-3) The 650 V class HEMT has dimensions of $L_{GD}/L_G/L_{GS} = 15/1/2 \mu m$. The sheet resistance of the 2-D electron gas was measured to be $R_{\text{SH}} = 680 \Omega \square$, the ohmic contact resistance is $R_{\text{OHM}} = 186 \text{ m}\Omega \cdot \text{mm}$, the specific ON-state resistance is $R'_{ON} = 15.1 \Omega$ mm, and the sheet resistance of the finger and pad metallization is around $R_{\text{SH,MET}} = 0.002 \Omega$. The comb structure has a total gate width of $W = 10 \times 1$ mm = 10 mm and an active area of $A = 290 \times 1000 \ \mu m^2$ including the area of ohmic contacts. The device has a depletion-mode isolated gate, with a highly negative threshold voltage of $V_{TH} = -10.6$ V. The gate–source voltage was set to zero $V_{GS} = 0$ V for all performed measurements in this work. Under this condition, the device is fully in the ON-state. The device has a step-graded GaN epitaxie with thicknesses as shown in Fig. $2(a)$ on a 4 in Si (111) wafer with a thickness of 800 μ m. The structure features a integrated temperature resistor, which is placed as a metal meander close to the gate. The structure has already been studied in detail and was published in [\[8\]. Fo](#page-4-7)r data acquisition, we use a power device analyzer (Agilent B1500a) in pulsed *I* –*V* mode. The pulse sequence with increasing pulse widths t_{PW} is shown in Fig. $3(a)$. It is crucial that only single pulses with subsequent delay time $(>10 s)$ are ever measured. This ensures that the junction temperature T_J drops to the value of the chuck temperature T_C and is not influenced by the previous self-heating. A quasi-transient signal is assembled from these pulse measurements. To compare the measured values with the appropriate model function, pulse widths in logarithmic times are advantageous, starting with the shortest possible pulsewidth up to the longest possible pulsewidth, as shown in Fig. [4.](#page-3-1) The power device analyzer (Agilent B1500a) is available with different SMUs. In this work, we measured the device with two different SMUs for comparison and verification of the measurements, with the high power SMU (HPSMU) and with the high current SMU (HCSMU). The measurements

Fig. 3. (a) Pulse sequence measured with pulsed *I*–*V*-parameter analyzers. (b) Quasi-transient time signal calculated by the pulse measurements (a).

Fig. 4. Drain current pulse responds (current degradation) as a function of the time for different chuck temperatures. The pulse voltage is V_{DS} = 1.3 V. The analytic model function [\(8\),](#page-2-0) [\(9\)](#page-2-4) is fit to the measurement data to extract the thermal impedance. The device under test is shown in Fig. [2.](#page-2-3)

were performed at four different chuck temperatures T_C from 20 °C to 80 °C in 20 °C steps (see Fig. [4\)](#page-3-1). The pulse voltage was set to $V_{DS} = 1.3$ V, which result in drain current response values below 1 A, which is the maximal current compliance for the used continuous mode of the SMUs.

B. Fit of the Electro Thermal Model Function to the Measured Data and Extraction the Thermal Parameters

The quasi-transient drain current values are shown in Fig. [4.](#page-3-1) Superimposed are the fit curves of the function from [\(8\).](#page-2-0) The curve fitting and the determination of the required fitting parameters were estimated with the help of chapter *I* –*V* in particular [\(16\)–](#page-2-5)[\(19\).](#page-2-2) The thermal time constant τ_{TH} is marked as the point of inflection (in Fig. [4\)](#page-3-1), in case the *x*-axis is logarithmically scaled. A comparison of the measured values and the fit curves shows good overall agreement. However, the fit curve does not well describe the slope of the thermal behavior around the inflection point. The reason for this is the simple first-order thermal model in [\(6\).](#page-1-3) A higher order (e.g., third order) thermal model would allow a better fit, but it leads to an extensive model equation and correspondingly more fit parameters, which is not investigated in this work.

Equations [\(18\)](#page-2-6) and [\(19\)](#page-2-2) were used to determine the thermal resistance and the thermal capacity for different temperatures *T*_C. The thermal resistance is about $R_{\text{TH},20 \degree C} = 12 \text{ K/W}$ at a chuch temperature of $T_{\rm C} = 20$ °C an it is continuously increasing to $R_{\text{TH,80} \text{°C}} = 17$ K/W at $T_{\text{C}} = 80$ °C. We assume that the increase in thermal resistance is caused by the unthinned, highly conductive Si substrate (thickness

Fig. 5. Junction temperature as a function of the time for different chuck temperatures calculated by model function [\(9\)](#page-2-4) and thermal impedance extracted by the fit in Fig. [3.](#page-3-0)

Fig. 6. (a) Extracted thermal resistance as a function of the chuck temperature (red points). The thermal resistance values are compared with the values of the ON-chip temperature sensor (blue diamondshaped points). (b) Extracted thermal capacitance.

 $t_{\text{Si}} = 800 \mu \text{m}$, resistivity $R_{\text{O}} = 0.001 - 0.005 \Omega \text{cm}$. The corresponding temperature behavior of highly conductive Si substrates is described in $[21]$, and thus an increase in thermal resistance is to be expected. The thermal capacitance is decreasing from 0.8 to 0.5 m·Ws/K within the same temperature range. We do not have a physical explanation for the drop in thermal capacitance.

In combination with the remaining extracted fit parameters k_{TH} and $R_{\text{ON},0}$, the junction temperatures T_{J} can be determined using (10) and are shown in Fig. [5.](#page-3-2) The extracted values of the thermal resistance and the thermal capacitance as a function of the chuck temperature is plotted in red points in Fig. [6.](#page-3-3) These resuls are compared in the following by the measurement resuls of the ON-chip temperature sensor, plotted with diamond-shaped marker symbols.

VI. VERIFICATION OF THE RESULTS BY THE VALUES OF AN ON-CHIP TEMPERATURE SENSOR

For cross-validation, the thermal resistance is extracted by using the data of an ON-chip temperature sensor, which is integrated into the HEMT [\[8\]. T](#page-4-7)he ON-chip sensor is placed as a metal meander (resistance temperature detector $=$ RTD) close to the gate, as illustrated in Fig. [2.](#page-2-3) The thermal resistance measured by the ON-chip temperature sensor is also plotted in

Fig. 7. Characterization data and calibration measurement of the temperature sensor. (a) Sensor resistance as function of temperature. (b) ON-chip temperature as function of the dissipated power in the device-under-test.

Fig. [6\(a\)](#page-3-3) and compared with the values found by the proposed extraction method.

Here, it is assumed that the chuck temperature T_C is equal to the ON-chip temperature *T*_{SENSE} and equal to the junction temperature T_1 of the device, in case no power is dissipated by the transistor. The measurement shows that the resistance of the ON-chip metal meander ($=$ temperature sensor) R_{SENSE} is proportional to the temperature $T_C = T_J$, at $P_{DS} = 0$, as shown in Fig. [7\(a\).](#page-4-21) Thus, this linear function $R_{\text{SENSE}}(T)$ is used for calibrating the sensor data. Fig. [7\(b\)](#page-4-21) shows the temperature data as a function of the dissipated power in the device, which is linear as well, and measured for different chuck temperatures. The gradients of these curves $T_J(P_{DS})$ are calculated in the thermal resistance values, which are also plotted in Fig. $6(a)$ with circle-shaped marker symbols.

VII. CONCLUSION

A commercially available parameter analyzer, pulsed source measurement units, a heat plate, or a wafer prober with a thermal chuck is sufficient for the thermal parameter extraction method, which is presented in this article. The drain current degradation is measured on the transistor-under-test and a model function is fit to the measured data. The fitting parameters correspond to the thermal resistance and the thermal capacitance, which can be easily determined using limit value equations presented in this work.

ACKNOWLEDGMENT

The authors would like to thank the colleagues from the Fraunhofer IAF Epitaxy and Technology Department for their contributions during wafer growth, IC processing, and characterization.

REFERENCES

- [\[1\]](#page-0-0) D. L. Blackburn, "Temperature measurements of semiconductor devices—A review," in *Proc. 20th Annu. IEEE Semiconductor Thermal Meas. Manage. Symp.*, San Jose, CA, USA, Mar. 2004, pp. 70–80, doi: [10.1109/STHERM.2004.1291304.](http://dx.doi.org/10.1109/STHERM.2004.1291304)
- [\[2\]](#page-0-1) N. Moultif, A. Echeverri, D. Carisetti, O. Latry, and E. Joubert, "Thermal analysis of AlGaN/GaN high-electron mobility transistors using I–V pulsed characterizations and infra red microscopy," *IEEE Trans. Device Mater. Rel.*, vol. 19, no. 4, pp. 704–710, Dec. 2019, doi: [10.1109/TDMR.2019.2950091.](http://dx.doi.org/10.1109/TDMR.2019.2950091)
- [\[3\]](#page-0-2) M. Zhao et al., "Thermal analysis of AlGaN/GaN high-electronmobility transistors by infrared microscopy," *Opt. Commun.*, vol. 291, pp. 104–109, Mar. 2013, doi: [10.1016/j.optcom.2012.10.077.](http://dx.doi.org/10.1016/j.optcom.2012.10.077)
- [\[4\]](#page-0-3) M. Kuball and J. W. Pomeroy, "A review of Raman thermography for electronic and opto-electronic device measurement with submicron spatial and nanosecond temporal resolution," *IEEE Trans. Device Mater. Rel.*, vol. 16, no. 4, pp. 667–684, Dec. 2016, doi: [10.1109/TDMR.2016.2617458.](http://dx.doi.org/10.1109/TDMR.2016.2617458)
- [\[5\]](#page-0-4) N. Rinaldi, "Small-signal operation of semiconductor devices including self-heating, with application to thermal characterization and instability analysis," *IEEE Trans. Electron Devices*, vol. 48, no. 2, pp. 323–331, Feb. 2001, doi: [10.1109/16.902734.](http://dx.doi.org/10.1109/16.902734)
- [\[6\]](#page-0-5) B. Gonzalez, A. Lazaro, and R. Rodriguez, "RF extraction of thermal resistance for GaN HEMTs on silicon," *IEEE Trans. Electron Devices*, vol. 69, no. 5, pp. 2307–2312, May 2022, doi: [10.1109/TED.2022.3159611.](http://dx.doi.org/10.1109/TED.2022.3159611)
- [\[7\]](#page-0-6) R. Reiner et al., "Linear temperature sensors in high-voltage GaN-HEMT power devices," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2016, pp. 2083–2086, doi: [10.1109/APEC.2016.7468154.](http://dx.doi.org/10.1109/APEC.2016.7468154)
- [\[8\]](#page-0-7) C. Unger, M. Mocanu, M. Pfost, P. Waltereit, and R. Reiner, "Pulse robustness of AlGaN/GaN HEMTs with Schottky- and MIS-gates," in *Proc. 29th Int. Symp. Power Semiconductor Devices IC's (ISPSD)*, May 2017, pp. 451–454, doi: [10.23919/ISPSD.2017.7988915.](http://dx.doi.org/10.23919/ISPSD.2017.7988915)
- [\[9\]](#page-0-8) A. Cutivet et al., "Scalable modeling of transient self-heating of GaN high-electron-mobility transistors based on experimental measurements," *IEEE Trans. Electron Devices*, vol. 66, no. 5, pp. 2139–2145, May 2019, doi: [10.1109/TED.2019.2906943.](http://dx.doi.org/10.1109/TED.2019.2906943)
- [\[10\]](#page-0-9) C. Anghel, A. M. Ionescu, N. Hefyene, and R. Gillon, "Self-heating characterization and extraction method for thermal resistance and capacitance in high voltage MOSFETs," in *Proc. Electr. Perform. Electr. Packag*, Jan. 2003, pp. 449–452, doi: [10.1109/ESSDERC.2003.1256910.](http://dx.doi.org/10.1109/ESSDERC.2003.1256910)
- [\[11\]](#page-0-10) S. Martin-Horcajo, A. Wang, M.-F. Romero, M. J. Tadjer, and F. Calle, "Simple and accurate method to estimate channel temperature and thermal resistance in AlGaN/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 60, no. 12, pp. 4105–4111, Dec. 2013, doi: [10.1109/TED.2013.2284851.](http://dx.doi.org/10.1109/TED.2013.2284851)
- [\[12\]](#page-0-11) M. H. Wong, Y. Morikawa, K. Sasaki, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "Characterization of channel temperature in $Ga₂O₃$ metal-oxide-semiconductor field-effect transistors by electrical measurements and thermal modeling," *Appl. Phys. Lett.*, vol. 109, no. 19, Nov. 2016, Art. no. 193503, doi: [10.1063/1.4966999.](http://dx.doi.org/10.1063/1.4966999)
- [\[13\]](#page-0-12) J. Joh, J. A. del Alamo, U. Chowdhury, T.-M. Chou, H.-O. Tserng, and J. L. Jimenez, "Measurement of channel temperature in GaN highelectron mobility transistors," *IEEE Trans. Electron Devices*, vol. 56, no. 12, pp. 2895–2901, Dec. 2009, doi: [10.1109/TED.2009.2032614.](http://dx.doi.org/10.1109/TED.2009.2032614)
- [\[14\]](#page-0-13) Z. Xu et al., "Discrete-pulsed current time method to estimate channel thermal resistance of GaN-based power devices," *IEEE Trans. Electron Devices*, vol. 65, no. 12, pp. 5301–5306, Dec. 2018, doi: [10.1109/TED.2018.2875077.](http://dx.doi.org/10.1109/TED.2018.2875077)
- [\[15\]](#page-1-4) A. Chvála et al., "Analysis of multifinger power HEMTs supported by effective 3-D device electrothermal simulation," *Microelectron. Rel.*, vol. 78, pp. 148–155, Nov. 2017, doi: [10.1016/j.microrel.2017.08.012.](http://dx.doi.org/10.1016/j.microrel.2017.08.012)
- [\[16\]](#page-1-5) R. Zhytnytska et al., "Thermal characterization of AlGaN/GaN HEMTs on Si and n-SiC substrates," in *Proc. Int. Conf. Compound Semiconductor Manuf. Technol. (CS MANTECH)*, 2015, p. 155. [Online]. Available: https://csmantech.org/wp-content/ acfrcwduploads/field_5e8cddf5ddd10/post_2958/8.3_044.pdf
- [\[17\]](#page-1-6) M. März, and N. Paul. (2000). *Thermal Modeling of Power Electronic Systems*. Appl. Note Infineon Technol. AG Munich. Accessed: Apr. 24, 2024. [Online]. Available: https:// www.infineon.com/dgdl/Thermal+Modeling.pdf?fileId=db3a304314 41fb5d011472fd33c70aa3
- [\[18\]](#page-1-7) N. Teerakawanich, S. Srisonpan, P. Ongrungroj, and N. Tangjitchutchawal, "Modeling and simulation of junction temperature rise of GaN devices for class D resonant converters," *Proc. Comput. Sci.*, vol. 86, pp. 369–372, Jan. 2016, doi: [10.1016/j.procs.2016.05.102.](http://dx.doi.org/10.1016/j.procs.2016.05.102)
- [\[19\]](#page-1-8) P. Lagonotte, F. Soulier, A. Thomas, and S. Martemianov, "The differences between equivalent foster and Cauer circuits and factorised impedance," *Adv. Theor. Comput. Phys.*, vol. 5, no. 1, pp. 314–323, 2022.
- [\[20\]](#page-1-9) K. Murthy and R. Bedford, "Transformation between foster and Cauer equivalent networks," *IEEE Trans. Circuits Syst.*, vol. CS-25, no. 4, pp. 238–239, Apr. 1978, doi: [10.1109/TCS.1978.1084459.](http://dx.doi.org/10.1109/TCS.1978.1084459)
- [\[21\]](#page-3-4) M. Asheghi, K. Kurabayashi, R. Kasnavi, and K. E. Goodson, "Thermal conduction in doped single-crystal silicon films," *J. Appl. Phys.*, vol. 91, no. 8, pp. 5079–5088, Mar. 2002, doi: [10.1063/1.1458057.](http://dx.doi.org/10.1063/1.1458057)